mirror of https://gitee.com/openkylin/qemu.git
target/ppc: introduce GEN_VSX_HELPER_X3 macro to fpu_helper.c
Rather than perform the VSR register decoding within the helper itself, introduce a new GEN_VSX_HELPER_X3 macro which performs the decode based upon xT, xA and xB at translation time. With the previous changes to the VSX_CMP generator and helper macros the opcode parameter is no longer required in the common case and can be removed. Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20190616123751.781-6-mark.cave-ayland@ilande.co.uk> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
Mark Cave-Ayland
David Gibson
parent
00084a25ad
commit
99125c7499
|
|
@ -1801,11 +1801,9 @@ uint32_t helper_efdcmpeq(CPUPPCState *env, uint64_t op1, uint64_t op2)
|
|||
* sfprf - set FPRF
|
||||
*/
|
||||
#define VSX_ADD_SUB(name, op, nels, tp, fld, sfprf, r2sp) \
|
||||
void helper_##name(CPUPPCState *env, uint32_t opcode) \
|
||||
void helper_##name(CPUPPCState *env, ppc_vsr_t *xt, \
|
||||
ppc_vsr_t *xa, ppc_vsr_t *xb) \
|
||||
{ \
|
||||
ppc_vsr_t *xt = &env->vsr[xT(opcode)]; \
|
||||
ppc_vsr_t *xa = &env->vsr[xA(opcode)]; \
|
||||
ppc_vsr_t *xb = &env->vsr[xB(opcode)]; \
|
||||
ppc_vsr_t t = *xt; \
|
||||
int i; \
|
||||
\
|
||||
|
|
@ -1884,11 +1882,9 @@ void helper_xsaddqp(CPUPPCState *env, uint32_t opcode)
|
|||
* sfprf - set FPRF
|
||||
*/
|
||||
#define VSX_MUL(op, nels, tp, fld, sfprf, r2sp) \
|
||||
void helper_##op(CPUPPCState *env, uint32_t opcode) \
|
||||
void helper_##op(CPUPPCState *env, ppc_vsr_t *xt, \
|
||||
ppc_vsr_t *xa, ppc_vsr_t *xb) \
|
||||
{ \
|
||||
ppc_vsr_t *xt = &env->vsr[xT(opcode)]; \
|
||||
ppc_vsr_t *xa = &env->vsr[xA(opcode)]; \
|
||||
ppc_vsr_t *xb = &env->vsr[xB(opcode)]; \
|
||||
ppc_vsr_t t = *xt; \
|
||||
int i; \
|
||||
\
|
||||
|
|
@ -1962,11 +1958,9 @@ void helper_xsmulqp(CPUPPCState *env, uint32_t opcode)
|
|||
* sfprf - set FPRF
|
||||
*/
|
||||
#define VSX_DIV(op, nels, tp, fld, sfprf, r2sp) \
|
||||
void helper_##op(CPUPPCState *env, uint32_t opcode) \
|
||||
void helper_##op(CPUPPCState *env, ppc_vsr_t *xt, \
|
||||
ppc_vsr_t *xa, ppc_vsr_t *xb) \
|
||||
{ \
|
||||
ppc_vsr_t *xt = &env->vsr[xT(opcode)]; \
|
||||
ppc_vsr_t *xa = &env->vsr[xA(opcode)]; \
|
||||
ppc_vsr_t *xb = &env->vsr[xB(opcode)]; \
|
||||
ppc_vsr_t t = *xt; \
|
||||
int i; \
|
||||
\
|
||||
|
|
@ -2304,11 +2298,9 @@ VSX_TSQRT(xvtsqrtsp, 4, float32, VsrW(i), -126, 23)
|
|||
* sfprf - set FPRF
|
||||
*/
|
||||
#define VSX_MADD(op, nels, tp, fld, maddflgs, afrm, sfprf, r2sp) \
|
||||
void helper_##op(CPUPPCState *env, uint32_t opcode) \
|
||||
void helper_##op(CPUPPCState *env, ppc_vsr_t *xt, \
|
||||
ppc_vsr_t *xa, ppc_vsr_t *xb) \
|
||||
{ \
|
||||
ppc_vsr_t *xt = &env->vsr[xT(opcode)]; \
|
||||
ppc_vsr_t *xa = &env->vsr[xA(opcode)]; \
|
||||
ppc_vsr_t *xb = &env->vsr[xB(opcode)]; \
|
||||
ppc_vsr_t t = *xt, *b, *c; \
|
||||
int i; \
|
||||
\
|
||||
|
|
@ -2402,11 +2394,9 @@ VSX_MADD(xvnmsubmsp, 4, float32, VsrW(i), NMSUB_FLGS, 0, 0, 0)
|
|||
* svxvc - set VXVC bit
|
||||
*/
|
||||
#define VSX_SCALAR_CMP_DP(op, cmp, exp, svxvc) \
|
||||
void helper_##op(CPUPPCState *env, uint32_t opcode) \
|
||||
void helper_##op(CPUPPCState *env, ppc_vsr_t *xt, \
|
||||
ppc_vsr_t *xa, ppc_vsr_t *xb) \
|
||||
{ \
|
||||
ppc_vsr_t *xt = &env->vsr[xT(opcode)]; \
|
||||
ppc_vsr_t *xa = &env->vsr[xA(opcode)]; \
|
||||
ppc_vsr_t *xb = &env->vsr[xB(opcode)]; \
|
||||
ppc_vsr_t t = *xt; \
|
||||
bool vxsnan_flag = false, vxvc_flag = false, vex_flag = false; \
|
||||
\
|
||||
|
|
@ -2614,11 +2604,9 @@ VSX_SCALAR_CMPQ(xscmpuqp, 0)
|
|||
* fld - vsr_t field (VsrD(*) or VsrW(*))
|
||||
*/
|
||||
#define VSX_MAX_MIN(name, op, nels, tp, fld) \
|
||||
void helper_##name(CPUPPCState *env, uint32_t opcode) \
|
||||
void helper_##name(CPUPPCState *env, ppc_vsr_t *xt, \
|
||||
ppc_vsr_t *xa, ppc_vsr_t *xb) \
|
||||
{ \
|
||||
ppc_vsr_t *xt = &env->vsr[xT(opcode)]; \
|
||||
ppc_vsr_t *xa = &env->vsr[xA(opcode)]; \
|
||||
ppc_vsr_t *xb = &env->vsr[xB(opcode)]; \
|
||||
ppc_vsr_t t = *xt; \
|
||||
int i; \
|
||||
\
|
||||
|
|
@ -3194,11 +3182,9 @@ uint64_t helper_xsrsp(CPUPPCState *env, uint64_t xb)
|
|||
}
|
||||
|
||||
#define VSX_XXPERM(op, indexed) \
|
||||
void helper_##op(CPUPPCState *env, uint32_t opcode) \
|
||||
void helper_##op(CPUPPCState *env, ppc_vsr_t *xt, \
|
||||
ppc_vsr_t *xa, ppc_vsr_t *pcv) \
|
||||
{ \
|
||||
ppc_vsr_t *xt = &env->vsr[xT(opcode)]; \
|
||||
ppc_vsr_t *xa = &env->vsr[xA(opcode)]; \
|
||||
ppc_vsr_t *pcv = &env->vsr[xB(opcode)]; \
|
||||
ppc_vsr_t t = *xt; \
|
||||
int i, idx; \
|
||||
\
|
||||
|
|
|
|||
|
|
@ -365,38 +365,38 @@ DEF_HELPER_4(bcdsr, i32, avr, avr, avr, i32)
|
|||
DEF_HELPER_4(bcdtrunc, i32, avr, avr, avr, i32)
|
||||
DEF_HELPER_4(bcdutrunc, i32, avr, avr, avr, i32)
|
||||
|
||||
DEF_HELPER_2(xsadddp, void, env, i32)
|
||||
DEF_HELPER_4(xsadddp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_2(xsaddqp, void, env, i32)
|
||||
DEF_HELPER_2(xssubdp, void, env, i32)
|
||||
DEF_HELPER_2(xsmuldp, void, env, i32)
|
||||
DEF_HELPER_4(xssubdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsmuldp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_2(xsmulqp, void, env, i32)
|
||||
DEF_HELPER_2(xsdivdp, void, env, i32)
|
||||
DEF_HELPER_4(xsdivdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_2(xsdivqp, void, env, i32)
|
||||
DEF_HELPER_2(xsredp, void, env, i32)
|
||||
DEF_HELPER_2(xssqrtdp, void, env, i32)
|
||||
DEF_HELPER_2(xsrsqrtedp, void, env, i32)
|
||||
DEF_HELPER_2(xstdivdp, void, env, i32)
|
||||
DEF_HELPER_2(xstsqrtdp, void, env, i32)
|
||||
DEF_HELPER_2(xsmaddadp, void, env, i32)
|
||||
DEF_HELPER_2(xsmaddmdp, void, env, i32)
|
||||
DEF_HELPER_2(xsmsubadp, void, env, i32)
|
||||
DEF_HELPER_2(xsmsubmdp, void, env, i32)
|
||||
DEF_HELPER_2(xsnmaddadp, void, env, i32)
|
||||
DEF_HELPER_2(xsnmaddmdp, void, env, i32)
|
||||
DEF_HELPER_2(xsnmsubadp, void, env, i32)
|
||||
DEF_HELPER_2(xsnmsubmdp, void, env, i32)
|
||||
DEF_HELPER_2(xscmpeqdp, void, env, i32)
|
||||
DEF_HELPER_2(xscmpgtdp, void, env, i32)
|
||||
DEF_HELPER_2(xscmpgedp, void, env, i32)
|
||||
DEF_HELPER_2(xscmpnedp, void, env, i32)
|
||||
DEF_HELPER_4(xsmaddadp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsmaddmdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsmsubadp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsmsubmdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsnmaddadp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsnmaddmdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsnmsubadp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsnmsubmdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xscmpeqdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xscmpgtdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xscmpgedp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xscmpnedp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_2(xscmpexpdp, void, env, i32)
|
||||
DEF_HELPER_2(xscmpexpqp, void, env, i32)
|
||||
DEF_HELPER_2(xscmpodp, void, env, i32)
|
||||
DEF_HELPER_2(xscmpudp, void, env, i32)
|
||||
DEF_HELPER_2(xscmpoqp, void, env, i32)
|
||||
DEF_HELPER_2(xscmpuqp, void, env, i32)
|
||||
DEF_HELPER_2(xsmaxdp, void, env, i32)
|
||||
DEF_HELPER_2(xsmindp, void, env, i32)
|
||||
DEF_HELPER_4(xsmaxdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsmindp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_2(xsmaxcdp, void, env, i32)
|
||||
DEF_HELPER_2(xsmincdp, void, env, i32)
|
||||
DEF_HELPER_2(xsmaxjdp, void, env, i32)
|
||||
|
|
@ -436,42 +436,42 @@ DEF_HELPER_2(xsrqpxp, void, env, i32)
|
|||
DEF_HELPER_2(xssqrtqp, void, env, i32)
|
||||
DEF_HELPER_2(xssubqp, void, env, i32)
|
||||
|
||||
DEF_HELPER_2(xsaddsp, void, env, i32)
|
||||
DEF_HELPER_2(xssubsp, void, env, i32)
|
||||
DEF_HELPER_2(xsmulsp, void, env, i32)
|
||||
DEF_HELPER_2(xsdivsp, void, env, i32)
|
||||
DEF_HELPER_4(xsaddsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xssubsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsmulsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsdivsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_2(xsresp, void, env, i32)
|
||||
DEF_HELPER_2(xsrsp, i64, env, i64)
|
||||
DEF_HELPER_2(xssqrtsp, void, env, i32)
|
||||
DEF_HELPER_2(xsrsqrtesp, void, env, i32)
|
||||
DEF_HELPER_2(xsmaddasp, void, env, i32)
|
||||
DEF_HELPER_2(xsmaddmsp, void, env, i32)
|
||||
DEF_HELPER_2(xsmsubasp, void, env, i32)
|
||||
DEF_HELPER_2(xsmsubmsp, void, env, i32)
|
||||
DEF_HELPER_2(xsnmaddasp, void, env, i32)
|
||||
DEF_HELPER_2(xsnmaddmsp, void, env, i32)
|
||||
DEF_HELPER_2(xsnmsubasp, void, env, i32)
|
||||
DEF_HELPER_2(xsnmsubmsp, void, env, i32)
|
||||
DEF_HELPER_4(xsmaddasp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsmaddmsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsmsubasp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsmsubmsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsnmaddasp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsnmaddmsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsnmsubasp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xsnmsubmsp, void, env, vsr, vsr, vsr)
|
||||
|
||||
DEF_HELPER_2(xvadddp, void, env, i32)
|
||||
DEF_HELPER_2(xvsubdp, void, env, i32)
|
||||
DEF_HELPER_2(xvmuldp, void, env, i32)
|
||||
DEF_HELPER_2(xvdivdp, void, env, i32)
|
||||
DEF_HELPER_4(xvadddp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvsubdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmuldp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvdivdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_2(xvredp, void, env, i32)
|
||||
DEF_HELPER_2(xvsqrtdp, void, env, i32)
|
||||
DEF_HELPER_2(xvrsqrtedp, void, env, i32)
|
||||
DEF_HELPER_2(xvtdivdp, void, env, i32)
|
||||
DEF_HELPER_2(xvtsqrtdp, void, env, i32)
|
||||
DEF_HELPER_2(xvmaddadp, void, env, i32)
|
||||
DEF_HELPER_2(xvmaddmdp, void, env, i32)
|
||||
DEF_HELPER_2(xvmsubadp, void, env, i32)
|
||||
DEF_HELPER_2(xvmsubmdp, void, env, i32)
|
||||
DEF_HELPER_2(xvnmaddadp, void, env, i32)
|
||||
DEF_HELPER_2(xvnmaddmdp, void, env, i32)
|
||||
DEF_HELPER_2(xvnmsubadp, void, env, i32)
|
||||
DEF_HELPER_2(xvnmsubmdp, void, env, i32)
|
||||
DEF_HELPER_2(xvmaxdp, void, env, i32)
|
||||
DEF_HELPER_2(xvmindp, void, env, i32)
|
||||
DEF_HELPER_4(xvmaddadp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmaddmdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmsubadp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmsubmdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvnmaddadp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvnmaddmdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvnmsubadp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvnmsubmdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmaxdp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmindp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_FLAGS_4(xvcmpeqdp, TCG_CALL_NO_RWG, i32, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_FLAGS_4(xvcmpgedp, TCG_CALL_NO_RWG, i32, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_FLAGS_4(xvcmpgtdp, TCG_CALL_NO_RWG, i32, env, vsr, vsr, vsr)
|
||||
|
|
@ -491,25 +491,25 @@ DEF_HELPER_2(xvrdpim, void, env, i32)
|
|||
DEF_HELPER_2(xvrdpip, void, env, i32)
|
||||
DEF_HELPER_2(xvrdpiz, void, env, i32)
|
||||
|
||||
DEF_HELPER_2(xvaddsp, void, env, i32)
|
||||
DEF_HELPER_2(xvsubsp, void, env, i32)
|
||||
DEF_HELPER_2(xvmulsp, void, env, i32)
|
||||
DEF_HELPER_2(xvdivsp, void, env, i32)
|
||||
DEF_HELPER_4(xvaddsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvsubsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmulsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvdivsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_2(xvresp, void, env, i32)
|
||||
DEF_HELPER_2(xvsqrtsp, void, env, i32)
|
||||
DEF_HELPER_2(xvrsqrtesp, void, env, i32)
|
||||
DEF_HELPER_2(xvtdivsp, void, env, i32)
|
||||
DEF_HELPER_2(xvtsqrtsp, void, env, i32)
|
||||
DEF_HELPER_2(xvmaddasp, void, env, i32)
|
||||
DEF_HELPER_2(xvmaddmsp, void, env, i32)
|
||||
DEF_HELPER_2(xvmsubasp, void, env, i32)
|
||||
DEF_HELPER_2(xvmsubmsp, void, env, i32)
|
||||
DEF_HELPER_2(xvnmaddasp, void, env, i32)
|
||||
DEF_HELPER_2(xvnmaddmsp, void, env, i32)
|
||||
DEF_HELPER_2(xvnmsubasp, void, env, i32)
|
||||
DEF_HELPER_2(xvnmsubmsp, void, env, i32)
|
||||
DEF_HELPER_2(xvmaxsp, void, env, i32)
|
||||
DEF_HELPER_2(xvminsp, void, env, i32)
|
||||
DEF_HELPER_4(xvmaddasp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmaddmsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmsubasp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmsubmsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvnmaddasp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvnmaddmsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvnmsubasp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvnmsubmsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvmaxsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xvminsp, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_FLAGS_4(xvcmpeqsp, TCG_CALL_NO_RWG, i32, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_FLAGS_4(xvcmpgesp, TCG_CALL_NO_RWG, i32, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_FLAGS_4(xvcmpgtsp, TCG_CALL_NO_RWG, i32, env, vsr, vsr, vsr)
|
||||
|
|
@ -532,8 +532,8 @@ DEF_HELPER_2(xvrspic, void, env, i32)
|
|||
DEF_HELPER_2(xvrspim, void, env, i32)
|
||||
DEF_HELPER_2(xvrspip, void, env, i32)
|
||||
DEF_HELPER_2(xvrspiz, void, env, i32)
|
||||
DEF_HELPER_2(xxperm, void, env, i32)
|
||||
DEF_HELPER_2(xxpermr, void, env, i32)
|
||||
DEF_HELPER_4(xxperm, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xxpermr, void, env, vsr, vsr, vsr)
|
||||
DEF_HELPER_4(xxextractuw, void, env, tl, tl, i32)
|
||||
DEF_HELPER_4(xxinsertw, void, env, tl, tl, i32)
|
||||
DEF_HELPER_2(xvxsigsp, void, env, i32)
|
||||
|
|
|
|||
|
|
@ -1012,6 +1012,23 @@ static void gen_##name(DisasContext *ctx) \
|
|||
tcg_temp_free_i32(opc); \
|
||||
}
|
||||
|
||||
#define GEN_VSX_HELPER_X3(name, op1, op2, inval, type) \
|
||||
static void gen_##name(DisasContext *ctx) \
|
||||
{ \
|
||||
TCGv_ptr xt, xa, xb; \
|
||||
if (unlikely(!ctx->vsx_enabled)) { \
|
||||
gen_exception(ctx, POWERPC_EXCP_VSXU); \
|
||||
return; \
|
||||
} \
|
||||
xt = gen_vsr_ptr(xT(ctx->opcode)); \
|
||||
xa = gen_vsr_ptr(xA(ctx->opcode)); \
|
||||
xb = gen_vsr_ptr(xB(ctx->opcode)); \
|
||||
gen_helper_##name(cpu_env, xt, xa, xb); \
|
||||
tcg_temp_free_ptr(xt); \
|
||||
tcg_temp_free_ptr(xa); \
|
||||
tcg_temp_free_ptr(xb); \
|
||||
}
|
||||
|
||||
#define GEN_VSX_HELPER_XT_XB_ENV(name, op1, op2, inval, type) \
|
||||
static void gen_##name(DisasContext *ctx) \
|
||||
{ \
|
||||
|
|
@ -1030,38 +1047,38 @@ static void gen_##name(DisasContext *ctx) \
|
|||
tcg_temp_free_i64(t1); \
|
||||
}
|
||||
|
||||
GEN_VSX_HELPER_2(xsadddp, 0x00, 0x04, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsadddp, 0x00, 0x04, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsaddqp, 0x04, 0x00, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xssubdp, 0x00, 0x05, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsmuldp, 0x00, 0x06, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xssubdp, 0x00, 0x05, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsmuldp, 0x00, 0x06, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsmulqp, 0x04, 0x01, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xsdivdp, 0x00, 0x07, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsdivdp, 0x00, 0x07, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsdivqp, 0x04, 0x11, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xsredp, 0x14, 0x05, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xssqrtdp, 0x16, 0x04, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsrsqrtedp, 0x14, 0x04, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xstdivdp, 0x14, 0x07, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xstsqrtdp, 0x14, 0x06, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsmaddadp, 0x04, 0x04, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsmaddmdp, 0x04, 0x05, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsmsubadp, 0x04, 0x06, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsmsubmdp, 0x04, 0x07, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsnmaddadp, 0x04, 0x14, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsnmaddmdp, 0x04, 0x15, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsnmsubadp, 0x04, 0x16, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsnmsubmdp, 0x04, 0x17, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xscmpeqdp, 0x0C, 0x00, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xscmpgtdp, 0x0C, 0x01, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xscmpgedp, 0x0C, 0x02, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xscmpnedp, 0x0C, 0x03, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_X3(xsmaddadp, 0x04, 0x04, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsmaddmdp, 0x04, 0x05, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsmsubadp, 0x04, 0x06, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsmsubmdp, 0x04, 0x07, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsnmaddadp, 0x04, 0x14, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsnmaddmdp, 0x04, 0x15, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsnmsubadp, 0x04, 0x16, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsnmsubmdp, 0x04, 0x17, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xscmpeqdp, 0x0C, 0x00, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_X3(xscmpgtdp, 0x0C, 0x01, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_X3(xscmpgedp, 0x0C, 0x02, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_X3(xscmpnedp, 0x0C, 0x03, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xscmpexpdp, 0x0C, 0x07, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xscmpexpqp, 0x04, 0x05, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xscmpodp, 0x0C, 0x05, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xscmpudp, 0x0C, 0x04, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xscmpoqp, 0x04, 0x04, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xscmpuqp, 0x04, 0x14, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsmaxdp, 0x00, 0x14, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsmindp, 0x00, 0x15, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsmaxdp, 0x00, 0x14, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xsmindp, 0x00, 0x15, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xsmaxcdp, 0x00, 0x10, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xsmincdp, 0x00, 0x11, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xsmaxjdp, 0x00, 0x12, 0, PPC2_ISA300)
|
||||
|
|
@ -1098,46 +1115,46 @@ GEN_VSX_HELPER_2(xsrqpxp, 0x05, 0x01, 0, PPC2_ISA300)
|
|||
GEN_VSX_HELPER_2(xssqrtqp, 0x04, 0x19, 0x1B, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xssubqp, 0x04, 0x10, 0, PPC2_ISA300)
|
||||
|
||||
GEN_VSX_HELPER_2(xsaddsp, 0x00, 0x00, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xssubsp, 0x00, 0x01, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsmulsp, 0x00, 0x02, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsdivsp, 0x00, 0x03, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsaddsp, 0x00, 0x00, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xssubsp, 0x00, 0x01, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsmulsp, 0x00, 0x02, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsdivsp, 0x00, 0x03, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsresp, 0x14, 0x01, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xssqrtsp, 0x16, 0x00, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsrsqrtesp, 0x14, 0x00, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsmaddasp, 0x04, 0x00, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsmaddmsp, 0x04, 0x01, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsmsubasp, 0x04, 0x02, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsmsubmsp, 0x04, 0x03, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsnmaddasp, 0x04, 0x10, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsnmaddmsp, 0x04, 0x11, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsnmsubasp, 0x04, 0x12, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xsnmsubmsp, 0x04, 0x13, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsmaddasp, 0x04, 0x00, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsmaddmsp, 0x04, 0x01, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsmsubasp, 0x04, 0x02, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsmsubmsp, 0x04, 0x03, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsnmaddasp, 0x04, 0x10, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsnmaddmsp, 0x04, 0x11, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsnmsubasp, 0x04, 0x12, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_X3(xsnmsubmsp, 0x04, 0x13, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xscvsxdsp, 0x10, 0x13, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xscvuxdsp, 0x10, 0x12, 0, PPC2_VSX207)
|
||||
GEN_VSX_HELPER_2(xststdcsp, 0x14, 0x12, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xststdcdp, 0x14, 0x16, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xststdcqp, 0x04, 0x16, 0, PPC2_ISA300)
|
||||
|
||||
GEN_VSX_HELPER_2(xvadddp, 0x00, 0x0C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvsubdp, 0x00, 0x0D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmuldp, 0x00, 0x0E, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvdivdp, 0x00, 0x0F, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvadddp, 0x00, 0x0C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvsubdp, 0x00, 0x0D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmuldp, 0x00, 0x0E, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvdivdp, 0x00, 0x0F, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvredp, 0x14, 0x0D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvsqrtdp, 0x16, 0x0C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvrsqrtedp, 0x14, 0x0C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvtdivdp, 0x14, 0x0F, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvtsqrtdp, 0x14, 0x0E, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmaddadp, 0x04, 0x0C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmaddmdp, 0x04, 0x0D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmsubadp, 0x04, 0x0E, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmsubmdp, 0x04, 0x0F, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvnmaddadp, 0x04, 0x1C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvnmaddmdp, 0x04, 0x1D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvnmsubadp, 0x04, 0x1E, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvnmsubmdp, 0x04, 0x1F, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmaxdp, 0x00, 0x1C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmindp, 0x00, 0x1D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmaddadp, 0x04, 0x0C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmaddmdp, 0x04, 0x0D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmsubadp, 0x04, 0x0E, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmsubmdp, 0x04, 0x0F, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvnmaddadp, 0x04, 0x1C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvnmaddmdp, 0x04, 0x1D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvnmsubadp, 0x04, 0x1E, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvnmsubmdp, 0x04, 0x1F, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmaxdp, 0x00, 0x1C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmindp, 0x00, 0x1D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvcvdpsp, 0x12, 0x18, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvcvdpsxds, 0x10, 0x1D, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvcvdpsxws, 0x10, 0x0D, 0, PPC2_VSX)
|
||||
|
|
@ -1153,25 +1170,25 @@ GEN_VSX_HELPER_2(xvrdpim, 0x12, 0x0F, 0, PPC2_VSX)
|
|||
GEN_VSX_HELPER_2(xvrdpip, 0x12, 0x0E, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvrdpiz, 0x12, 0x0D, 0, PPC2_VSX)
|
||||
|
||||
GEN_VSX_HELPER_2(xvaddsp, 0x00, 0x08, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvsubsp, 0x00, 0x09, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmulsp, 0x00, 0x0A, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvdivsp, 0x00, 0x0B, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvaddsp, 0x00, 0x08, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvsubsp, 0x00, 0x09, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmulsp, 0x00, 0x0A, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvdivsp, 0x00, 0x0B, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvresp, 0x14, 0x09, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvsqrtsp, 0x16, 0x08, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvrsqrtesp, 0x14, 0x08, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvtdivsp, 0x14, 0x0B, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvtsqrtsp, 0x14, 0x0A, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmaddasp, 0x04, 0x08, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmaddmsp, 0x04, 0x09, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmsubasp, 0x04, 0x0A, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmsubmsp, 0x04, 0x0B, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvnmaddasp, 0x04, 0x18, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvnmaddmsp, 0x04, 0x19, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvnmsubasp, 0x04, 0x1A, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvnmsubmsp, 0x04, 0x1B, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvmaxsp, 0x00, 0x18, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvminsp, 0x00, 0x19, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmaddasp, 0x04, 0x08, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmaddmsp, 0x04, 0x09, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmsubasp, 0x04, 0x0A, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmsubmsp, 0x04, 0x0B, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvnmaddasp, 0x04, 0x18, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvnmaddmsp, 0x04, 0x19, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvnmsubasp, 0x04, 0x1A, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvnmsubmsp, 0x04, 0x1B, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvmaxsp, 0x00, 0x18, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_X3(xvminsp, 0x00, 0x19, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvcvspdp, 0x12, 0x1C, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvcvhpsp, 0x16, 0x1D, 0x18, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xvcvsphp, 0x16, 0x1D, 0x19, PPC2_ISA300)
|
||||
|
|
@ -1190,8 +1207,8 @@ GEN_VSX_HELPER_2(xvrspip, 0x12, 0x0A, 0, PPC2_VSX)
|
|||
GEN_VSX_HELPER_2(xvrspiz, 0x12, 0x09, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvtstdcsp, 0x14, 0x1A, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xvtstdcdp, 0x14, 0x1E, 0, PPC2_VSX)
|
||||
GEN_VSX_HELPER_2(xxperm, 0x08, 0x03, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_2(xxpermr, 0x08, 0x07, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_X3(xxperm, 0x08, 0x03, 0, PPC2_ISA300)
|
||||
GEN_VSX_HELPER_X3(xxpermr, 0x08, 0x07, 0, PPC2_ISA300)
|
||||
|
||||
static void gen_xxbrd(DisasContext *ctx)
|
||||
{
|
||||
|
|
|
|||
Loading…
Reference in New Issue