mirror of https://gitee.com/openkylin/qemu.git
target-arm: correct cp15 c1_sys reset value for cortex-a8
Signed-off-by: Juha Riihimäki <juha.riihimaki@nokia.com> Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
This commit is contained in:
parent
c003432809
commit
9c486ad6e4
|
@ -109,6 +109,7 @@ static void cpu_reset_model_id(CPUARMState *env, uint32_t id)
|
|||
env->cp15.c0_ccsid[0] = 0xe007e01a; /* 16k L1 dcache. */
|
||||
env->cp15.c0_ccsid[1] = 0x2007e01a; /* 16k L1 icache. */
|
||||
env->cp15.c0_ccsid[2] = 0xf0000000; /* No L2 icache. */
|
||||
env->cp15.c1_sys = 0x00c50078;
|
||||
break;
|
||||
case ARM_CPUID_CORTEXA9:
|
||||
set_feature(env, ARM_FEATURE_V6);
|
||||
|
|
Loading…
Reference in New Issue