openkylin
/
qemu
mirror of https://gitee.com/openkylin/qemu.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

hw/riscv: Modify MROM size to end at 0x10000 

At present the size of Mask ROM for sifive_u / spike / virt machines
is set to 0x11000, which ends at an unusual address. This changes the
size to 0xf000 so that it ends at 0x10000.

Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <1594289144-24723-1-git-send-email-bmeng.cn@gmail.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
Bin Meng 2020-07-09 03:05:43 -07:00 committed by Alistair Francis
parent 8590f53661
commit 9eb8b14a70
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
hw/riscv/sifive_u.c
View File

@ -70,7 +70,7 @@ static const struct MemmapEntry {
hwaddr size; hwaddr size;
} sifive_u_memmap[] = { } sifive_u_memmap[] = {
[SIFIVE_U_DEBUG] = { 0x0, 0x100 }, [SIFIVE_U_DEBUG] = { 0x0, 0x100 },
[SIFIVE_U_MROM] = { 0x1000, 0x11000 }, [SIFIVE_U_MROM] = { 0x1000, 0xf000 },
[SIFIVE_U_CLINT] = { 0x2000000, 0x10000 }, [SIFIVE_U_CLINT] = { 0x2000000, 0x10000 },
[SIFIVE_U_L2LIM] = { 0x8000000, 0x2000000 }, [SIFIVE_U_L2LIM] = { 0x8000000, 0x2000000 },
[SIFIVE_U_PLIC] = { 0xc000000, 0x4000000 }, [SIFIVE_U_PLIC] = { 0xc000000, 0x4000000 },

2
hw/riscv/spike.c
View File

@ -52,7 +52,7 @@ static const struct MemmapEntry {
hwaddr base; hwaddr base;
hwaddr size; hwaddr size;
} spike_memmap[] = { } spike_memmap[] = {
[SPIKE_MROM] = { 0x1000, 0x11000 }, [SPIKE_MROM] = { 0x1000, 0xf000 },
[SPIKE_CLINT] = { 0x2000000, 0x10000 }, [SPIKE_CLINT] = { 0x2000000, 0x10000 },
[SPIKE_DRAM] = { 0x80000000, 0x0 }, [SPIKE_DRAM] = { 0x80000000, 0x0 },
}; };

2
hw/riscv/virt.c
View File

@ -53,7 +53,7 @@ static const struct MemmapEntry {
hwaddr size; hwaddr size;
} virt_memmap[] = { } virt_memmap[] = {
[VIRT_DEBUG] = { 0x0, 0x100 }, [VIRT_DEBUG] = { 0x0, 0x100 },
[VIRT_MROM] = { 0x1000, 0x11000 }, [VIRT_MROM] = { 0x1000, 0xf000 },
[VIRT_TEST] = { 0x100000, 0x1000 }, [VIRT_TEST] = { 0x100000, 0x1000 },
[VIRT_RTC] = { 0x101000, 0x1000 }, [VIRT_RTC] = { 0x101000, 0x1000 },
[VIRT_CLINT] = { 0x2000000, 0x10000 }, [VIRT_CLINT] = { 0x2000000, 0x10000 },