mirror of https://gitee.com/openkylin/qemu.git
target/arm: Check addresses for disabled regimes
We fail to validate the upper bits of a virtual address on a translation disabled regime, as per AArch64.TranslateAddressS1Off. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20200308012946.16303-2-richard.henderson@linaro.org Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
e7e741ca9d
commit
cebfb64859
|
@ -11780,7 +11780,40 @@ bool get_phys_addr(CPUARMState *env, target_ulong address,
|
|||
/* Definitely a real MMU, not an MPU */
|
||||
|
||||
if (regime_translation_disabled(env, mmu_idx)) {
|
||||
/* MMU disabled. */
|
||||
/*
|
||||
* MMU disabled. S1 addresses within aa64 translation regimes are
|
||||
* still checked for bounds -- see AArch64.TranslateAddressS1Off.
|
||||
*/
|
||||
if (mmu_idx != ARMMMUIdx_Stage2) {
|
||||
int r_el = regime_el(env, mmu_idx);
|
||||
if (arm_el_is_aa64(env, r_el)) {
|
||||
int pamax = arm_pamax(env_archcpu(env));
|
||||
uint64_t tcr = env->cp15.tcr_el[r_el].raw_tcr;
|
||||
int addrtop, tbi;
|
||||
|
||||
tbi = aa64_va_parameter_tbi(tcr, mmu_idx);
|
||||
if (access_type == MMU_INST_FETCH) {
|
||||
tbi &= ~aa64_va_parameter_tbid(tcr, mmu_idx);
|
||||
}
|
||||
tbi = (tbi >> extract64(address, 55, 1)) & 1;
|
||||
addrtop = (tbi ? 55 : 63);
|
||||
|
||||
if (extract64(address, pamax, addrtop - pamax + 1) != 0) {
|
||||
fi->type = ARMFault_AddressSize;
|
||||
fi->level = 0;
|
||||
fi->stage2 = false;
|
||||
return 1;
|
||||
}
|
||||
|
||||
/*
|
||||
* When TBI is disabled, we've just validated that all of the
|
||||
* bits above PAMax are zero, so logically we only need to
|
||||
* clear the top byte for TBI. But it's clearer to follow
|
||||
* the pseudocode set of addrdesc.paddress.
|
||||
*/
|
||||
address = extract64(address, 0, 52);
|
||||
}
|
||||
}
|
||||
*phys_ptr = address;
|
||||
*prot = PAGE_READ | PAGE_WRITE | PAGE_EXEC;
|
||||
*page_size = TARGET_PAGE_SIZE;
|
||||
|
|
Loading…
Reference in New Issue