openkylin
/
qemu
mirror of https://gitee.com/openkylin/qemu.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

PPC 32/64 GUEST_BASE support 

Signed-off-by: malc <av1474@comtv.ru>
This commit is contained in:
malc 2009-07-18 10:08:40 +04:00
parent 4f4a67ae78
commit f6548c0a4b
5 changed files with 130 additions and 41 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
configure vendored
View File

@ -592,6 +592,9 @@ case "$cpu" in
arm*) arm*)
host_guest_base="yes" host_guest_base="yes"
;; ;;
ppc*)
host_guest_base="yes"
;;
esac esac
[ -z "$guest_base" ] && guest_base="$host_guest_base" [ -z "$guest_base" ] && guest_base="$host_guest_base"

84
tcg/ppc/tcg-target.c
View File

@ -42,6 +42,16 @@ static uint8_t *tb_ret_addr;
#define ADDEND_OFFSET 4 #define ADDEND_OFFSET 4
#endif #endif
#ifndef GUEST_BASE
#define GUEST_BASE 0
#endif
#ifdef CONFIG_USE_GUEST_BASE
#define TCG_GUEST_BASE_REG 30
#else
#define TCG_GUEST_BASE_REG 0
#endif
#ifndef NDEBUG #ifndef NDEBUG
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
"r0", "r0",
@ -501,7 +511,7 @@ static void *qemu_st_helpers[4] = {
static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc) static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
{ {
int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap; int addr_reg, data_reg, data_reg2, r0, r1, rbase, mem_index, s_bits, bswap;
#ifdef CONFIG_SOFTMMU #ifdef CONFIG_SOFTMMU
int r2; int r2;
void *label1_ptr, *label2_ptr; void *label1_ptr, *label2_ptr;
@ -526,6 +536,7 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
r0 = 3; r0 = 3;
r1 = 4; r1 = 4;
r2 = 0; r2 = 0;
rbase = 0;
tcg_out32 (s, (RLWINM tcg_out32 (s, (RLWINM
| RA (r0) | RA (r0)
@ -631,6 +642,7 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
#else /* !CONFIG_SOFTMMU */ #else /* !CONFIG_SOFTMMU */
r0 = addr_reg; r0 = addr_reg;
r1 = 3; r1 = 3;
rbase = GUEST_BASE ? TCG_GUEST_BASE_REG : 0;
#endif #endif
#ifdef TARGET_WORDS_BIGENDIAN #ifdef TARGET_WORDS_BIGENDIAN
@ -638,37 +650,47 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
#else #else
bswap = 1; bswap = 1;
#endif #endif
switch (opc) { switch (opc) {
default: default:
case 0: case 0:
tcg_out32 (s, LBZ | RT (data_reg) | RA (r0)); tcg_out32 (s, LBZX | TAB (data_reg, rbase, r0));
break; break;
case 0|4: case 0|4:
tcg_out32 (s, LBZ | RT (data_reg) | RA (r0)); tcg_out32 (s, LBZX | TAB (data_reg, rbase, r0));
tcg_out32 (s, EXTSB | RA (data_reg) | RS (data_reg)); tcg_out32 (s, EXTSB | RA (data_reg) | RS (data_reg));
break; break;
case 1: case 1:
if (bswap) tcg_out32 (s, LHBRX | RT (data_reg) | RB (r0)); if (bswap)
else tcg_out32 (s, LHZ | RT (data_reg) | RA (r0)); tcg_out32 (s, LHBRX | TAB (data_reg, rbase, r0));
else
tcg_out32 (s, LHZX | TAB (data_reg, rbase, r0));
break; break;
case 1|4: case 1|4:
if (bswap) { if (bswap) {
tcg_out32 (s, LHBRX | RT (data_reg) | RB (r0)); tcg_out32 (s, LHBRX | TAB (data_reg, rbase, r0));
tcg_out32 (s, EXTSH | RA (data_reg) | RS (data_reg)); tcg_out32 (s, EXTSH | RA (data_reg) | RS (data_reg));
} }
else tcg_out32 (s, LHA | RT (data_reg) | RA (r0)); else tcg_out32 (s, LHAX | TAB (data_reg, rbase, r0));
break; break;
case 2: case 2:
if (bswap) tcg_out32 (s, LWBRX | RT (data_reg) | RB (r0)); if (bswap)
else tcg_out32 (s, LWZ | RT (data_reg)| RA (r0)); tcg_out32 (s, LWBRX | TAB (data_reg, rbase, r0));
else
tcg_out32 (s, LWZX | TAB (data_reg, rbase, r0));
break; break;
case 3: case 3:
if (bswap) { if (bswap) {
tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4); tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
tcg_out32 (s, LWBRX | RT (data_reg) | RB (r0)); tcg_out32 (s, LWBRX | TAB (data_reg, rbase, r0));
tcg_out32 (s, LWBRX | RT (data_reg2) | RB (r1)); tcg_out32 (s, LWBRX | TAB (data_reg2, rbase, r1));
} }
else { else {
#ifdef CONFIG_USE_GUEST_BASE
tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
tcg_out32 (s, LWZX | TAB (data_reg2, rbase, r0));
tcg_out32 (s, LWZX | TAB (data_reg, rbase, r1));
#else
if (r0 == data_reg2) { if (r0 == data_reg2) {
tcg_out32 (s, LWZ | RT (0) | RA (r0)); tcg_out32 (s, LWZ | RT (0) | RA (r0));
tcg_out32 (s, LWZ | RT (data_reg) | RA (r0) | 4); tcg_out32 (s, LWZ | RT (data_reg) | RA (r0) | 4);
@ -678,6 +700,7 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
tcg_out32 (s, LWZ | RT (data_reg2) | RA (r0)); tcg_out32 (s, LWZ | RT (data_reg2) | RA (r0));
tcg_out32 (s, LWZ | RT (data_reg) | RA (r0) | 4); tcg_out32 (s, LWZ | RT (data_reg) | RA (r0) | 4);
} }
#endif
} }
break; break;
} }
@ -689,7 +712,7 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc) static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc)
{ {
int addr_reg, r0, r1, data_reg, data_reg2, mem_index, bswap; int addr_reg, r0, r1, data_reg, data_reg2, mem_index, bswap, rbase;
#ifdef CONFIG_SOFTMMU #ifdef CONFIG_SOFTMMU
int r2, ir; int r2, ir;
void *label1_ptr, *label2_ptr; void *label1_ptr, *label2_ptr;
@ -713,6 +736,7 @@ static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc)
r0 = 3; r0 = 3;
r1 = 4; r1 = 4;
r2 = 0; r2 = 0;
rbase = 0;
tcg_out32 (s, (RLWINM tcg_out32 (s, (RLWINM
| RA (r0) | RA (r0)
@ -819,8 +843,9 @@ static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc)
/* r0 = env->tlb_table[mem_index][index].addend + addr */ /* r0 = env->tlb_table[mem_index][index].addend + addr */
#else /* !CONFIG_SOFTMMU */ #else /* !CONFIG_SOFTMMU */
r1 = 3;
r0 = addr_reg; r0 = addr_reg;
r1 = 3;
rbase = GUEST_BASE ? rbase : 0;
#endif #endif
#ifdef TARGET_WORDS_BIGENDIAN #ifdef TARGET_WORDS_BIGENDIAN
@ -830,25 +855,35 @@ static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc)
#endif #endif
switch (opc) { switch (opc) {
case 0: case 0:
tcg_out32 (s, STB | RS (data_reg) | RA (r0)); tcg_out32 (s, STBX | SAB (data_reg, rbase, r0));
break; break;
case 1: case 1:
if (bswap) tcg_out32 (s, STHBRX | RS (data_reg) | RA (0) | RB (r0)); if (bswap)
else tcg_out32 (s, STH | RS (data_reg) | RA (r0)); tcg_out32 (s, STHBRX | SAB (data_reg, rbase, r0));
else
tcg_out32 (s, STHX | SAB (data_reg, rbase, r0));
break; break;
case 2: case 2:
if (bswap) tcg_out32 (s, STWBRX | RS (data_reg) | RA (0) | RB (r0)); if (bswap)
else tcg_out32 (s, STW | RS (data_reg) | RA (r0)); tcg_out32 (s, STWBRX | SAB (data_reg, rbase, r0));
else
tcg_out32 (s, STWX | SAB (data_reg, rbase, r0));
break; break;
case 3: case 3:
if (bswap) { if (bswap) {
tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4); tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
tcg_out32 (s, STWBRX | RS (data_reg) | RA (0) | RB (r0)); tcg_out32 (s, STWBRX | SAB (data_reg, rbase, r0));
tcg_out32 (s, STWBRX | RS (data_reg2) | RA (0) | RB (r1)); tcg_out32 (s, STWBRX | SAB (data_reg2, rbase, r1));
} }
else { else {
#ifdef CONFIG_USE_GUEST_BASE
tcg_out32 (s, STWX | SAB (data_reg2, rbase, r0));
tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
tcg_out32 (s, STWX | SAB (data_reg, rbase, r1));
#else
tcg_out32 (s, STW | RS (data_reg2) | RA (r0)); tcg_out32 (s, STW | RS (data_reg2) | RA (r0));
tcg_out32 (s, STW | RS (data_reg) | RA (r0) | 4); tcg_out32 (s, STW | RS (data_reg) | RA (r0) | 4);
#endif
} }
break; break;
} }
@ -890,6 +925,10 @@ void tcg_target_qemu_prologue (TCGContext *s)
); );
tcg_out32 (s, STW | RS (0) | RA (1) | (frame_size + LR_OFFSET)); tcg_out32 (s, STW | RS (0) | RA (1) | (frame_size + LR_OFFSET));
#ifdef CONFIG_USE_GUEST_BASE
tcg_out_movi (s, TCG_TYPE_I32, TCG_GUEST_BASE_REG, GUEST_BASE);
#endif
tcg_out32 (s, MTSPR | RS (3) | CTR); tcg_out32 (s, MTSPR | RS (3) | CTR);
tcg_out32 (s, BCCTR | BO_ALWAYS); tcg_out32 (s, BCCTR | BO_ALWAYS);
tb_ret_addr = s->code_ptr; tb_ret_addr = s->code_ptr;
@ -1532,6 +1571,9 @@ void tcg_target_init(TCGContext *s)
#ifdef __linux__ #ifdef __linux__
tcg_regset_set_reg(s->reserved_regs, TCG_REG_R13); tcg_regset_set_reg(s->reserved_regs, TCG_REG_R13);
#endif #endif
#ifdef CONFIG_USE_GUEST_BASE
tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG);
#endif
tcg_add_target_add_op_defs(ppc_op_defs); tcg_add_target_add_op_defs(ppc_op_defs);
} }

2
tcg/ppc/tcg-target.h
View File

@ -85,3 +85,5 @@ enum {
#define TCG_AREG0 TCG_REG_R27 #define TCG_AREG0 TCG_REG_R27
#define TCG_AREG1 TCG_REG_R24 #define TCG_AREG1 TCG_REG_R24
#define TCG_AREG2 TCG_REG_R25 #define TCG_AREG2 TCG_REG_R25
#define TCG_TARGET_HAS_GUEST_BASE

80
tcg/ppc64/tcg-target.c
View File

@ -42,6 +42,16 @@ static uint8_t *tb_ret_addr;
#define CMP_L (1<<21) #define CMP_L (1<<21)
#endif #endif
#ifndef GUEST_BASE
#define GUEST_BASE 0
#endif
#ifdef CONFIG_USE_GUEST_BASE
#define TCG_GUEST_BASE_REG 30
#else
#define TCG_GUEST_BASE_REG 0
#endif
#ifndef NDEBUG #ifndef NDEBUG
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = { static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
"r0", "r0",
@ -588,7 +598,7 @@ static void tcg_out_tlb_read (TCGContext *s, int r0, int r1, int r2,
static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc) static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
{ {
int addr_reg, data_reg, r0, r1, mem_index, s_bits, bswap; int addr_reg, data_reg, r0, r1, rbase, mem_index, s_bits, bswap;
#ifdef CONFIG_SOFTMMU #ifdef CONFIG_SOFTMMU
int r2; int r2;
void *label1_ptr, *label2_ptr; void *label1_ptr, *label2_ptr;
@ -603,6 +613,7 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
r0 = 3; r0 = 3;
r1 = 4; r1 = 4;
r2 = 0; r2 = 0;
rbase = 0;
tcg_out_tlb_read (s, r0, r1, r2, addr_reg, s_bits, tcg_out_tlb_read (s, r0, r1, r2, addr_reg, s_bits,
offsetof (CPUState, tlb_table[mem_index][0].addr_read)); offsetof (CPUState, tlb_table[mem_index][0].addr_read));
@ -663,6 +674,7 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
#endif #endif
r0 = addr_reg; r0 = addr_reg;
r1 = 3; r1 = 3;
rbase = GUEST_BASE ? TCG_GUEST_BASE_REG : 0;
#endif #endif
#ifdef TARGET_WORDS_BIGENDIAN #ifdef TARGET_WORDS_BIGENDIAN
@ -673,35 +685,48 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
switch (opc) { switch (opc) {
default: default:
case 0: case 0:
tcg_out32 (s, LBZ | RT (data_reg) | RA (r0)); tcg_out32 (s, LBZX | TAB (data_reg, rbase, r0));
break; break;
case 0|4: case 0|4:
tcg_out32 (s, LBZ | RT (data_reg) | RA (r0)); tcg_out32 (s, LBZX | TAB (data_reg, rbase, r0));
tcg_out32 (s, EXTSB | RA (data_reg) | RS (data_reg)); tcg_out32 (s, EXTSB | RA (data_reg) | RS (data_reg));
break; break;
case 1: case 1:
if (bswap) tcg_out32 (s, LHBRX | RT (data_reg) | RB (r0)); if (bswap)
else tcg_out32 (s, LHZ | RT (data_reg) | RA (r0)); tcg_out32 (s, LHBRX | TAB (data_reg, rbase, r0));
else
tcg_out32 (s, LHZX | TAB (data_reg, rbase, r0));
break; break;
case 1|4: case 1|4:
if (bswap) { if (bswap) {
tcg_out32 (s, LHBRX | RT (data_reg) | RB (r0)); tcg_out32 (s, LHBRX | TAB (data_reg, rbase, r0));
tcg_out32 (s, EXTSH | RA (data_reg) | RS (data_reg)); tcg_out32 (s, EXTSH | RA (data_reg) | RS (data_reg));
} }
else tcg_out32 (s, LHA | RT (data_reg) | RA (r0)); else tcg_out32 (s, LHAX | TAB (data_reg, rbase, r0));
break; break;
case 2: case 2:
if (bswap) tcg_out32 (s, LWBRX | RT (data_reg) | RB (r0)); if (bswap)
else tcg_out32 (s, LWZ | RT (data_reg)| RA (r0)); tcg_out32 (s, LWBRX | TAB (data_reg, rbase, r0));
else
tcg_out32 (s, LWZX | TAB (data_reg, rbase, r0));
break; break;
case 2|4: case 2|4:
if (bswap) { if (bswap) {
tcg_out32 (s, LWBRX | RT (data_reg) | RB (r0)); tcg_out32 (s, LWBRX | TAB (data_reg, rbase, r0));
tcg_out32 (s, EXTSW | RA (data_reg) | RS (data_reg)); tcg_out32 (s, EXTSW | RA (data_reg) | RS (data_reg));
} }
else tcg_out32 (s, LWA | RT (data_reg)| RA (r0)); else tcg_out32 (s, LWAX | TAB (data_reg, rbase, r0));
break; break;
case 3: case 3:
#ifdef CONFIG_USE_GUEST_BASE
if (bswap) {
tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
tcg_out32 (s, LWBRX | TAB (data_reg, rbase, r0));
tcg_out32 (s, LWBRX | TAB ( r1, rbase, r1));
tcg_out_rld (s, RLDIMI, data_reg, r1, 32, 0);
}
else tcg_out32 (s, LDX | TAB (data_reg, rbase, r0));
#else
if (bswap) { if (bswap) {
tcg_out_movi32 (s, 0, 4); tcg_out_movi32 (s, 0, 4);
tcg_out32 (s, LWBRX | RT (data_reg) | RB (r0)); tcg_out32 (s, LWBRX | RT (data_reg) | RB (r0));
@ -709,6 +734,7 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
tcg_out_rld (s, RLDIMI, data_reg, r1, 32, 0); tcg_out_rld (s, RLDIMI, data_reg, r1, 32, 0);
} }
else tcg_out32 (s, LD | RT (data_reg) | RA (r0)); else tcg_out32 (s, LD | RT (data_reg) | RA (r0));
#endif
break; break;
} }
@ -719,7 +745,7 @@ static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc) static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc)
{ {
int addr_reg, r0, r1, data_reg, mem_index, bswap; int addr_reg, r0, r1, rbase, data_reg, mem_index, bswap;
#ifdef CONFIG_SOFTMMU #ifdef CONFIG_SOFTMMU
int r2; int r2;
void *label1_ptr, *label2_ptr; void *label1_ptr, *label2_ptr;
@ -733,6 +759,7 @@ static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc)
r0 = 3; r0 = 3;
r1 = 4; r1 = 4;
r2 = 0; r2 = 0;
rbase = 0;
tcg_out_tlb_read (s, r0, r1, r2, addr_reg, opc, tcg_out_tlb_read (s, r0, r1, r2, addr_reg, opc,
offsetof (CPUState, tlb_table[mem_index][0].addr_write)); offsetof (CPUState, tlb_table[mem_index][0].addr_write));
@ -775,6 +802,7 @@ static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc)
#endif #endif
r1 = 3; r1 = 3;
r0 = addr_reg; r0 = addr_reg;
rbase = GUEST_BASE ? TCG_GUEST_BASE_REG : 0;
#endif #endif
#ifdef TARGET_WORDS_BIGENDIAN #ifdef TARGET_WORDS_BIGENDIAN
@ -784,24 +812,28 @@ static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc)
#endif #endif
switch (opc) { switch (opc) {
case 0: case 0:
tcg_out32 (s, STB | RS (data_reg) | RA (r0)); tcg_out32 (s, STBX | SAB (data_reg, rbase, r0));
break; break;
case 1: case 1:
if (bswap) tcg_out32 (s, STHBRX | RS (data_reg) | RA (0) | RB (r0)); if (bswap)
else tcg_out32 (s, STH | RS (data_reg) | RA (r0)); tcg_out32 (s, STHBRX | SAB (data_reg, rbase, r0));
else
tcg_out32 (s, STHX | SAB (data_reg, rbase, r0));
break; break;
case 2: case 2:
if (bswap) tcg_out32 (s, STWBRX | RS (data_reg) | RA (0) | RB (r0)); if (bswap)
else tcg_out32 (s, STW | RS (data_reg) | RA (r0)); tcg_out32 (s, STWBRX | SAB (data_reg, rbase, r0));
else
tcg_out32 (s, STWX | SAB (data_reg, rbase, r0));
break; break;
case 3: case 3:
if (bswap) { if (bswap) {
tcg_out32 (s, STWBRX | RS (data_reg) | RA (0) | RB (r0)); tcg_out32 (s, STWBRX | SAB (data_reg, rbase, r0));
tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4); tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
tcg_out_rld (s, RLDICL, 0, data_reg, 32, 0); tcg_out_rld (s, RLDICL, 0, data_reg, 32, 0);
tcg_out32 (s, STWBRX | RS (0) | RA (0) | RB (r1)); tcg_out32 (s, STWBRX | SAB (0, rbase, r1));
} }
else tcg_out32 (s, STD | RS (data_reg) | RA (r0)); else tcg_out32 (s, STDX | SAB (data_reg, rbase, r0));
break; break;
} }
@ -844,6 +876,10 @@ void tcg_target_qemu_prologue (TCGContext *s)
); );
tcg_out32 (s, STD | RS (0) | RA (1) | (frame_size + 16)); tcg_out32 (s, STD | RS (0) | RA (1) | (frame_size + 16));
#ifdef CONFIG_USE_GUEST_BASE
tcg_out_movi (s, TCG_TYPE_I64, TCG_GUEST_BASE_REG, GUEST_BASE);
#endif
tcg_out32 (s, MTSPR | RS (3) | CTR); tcg_out32 (s, MTSPR | RS (3) | CTR);
tcg_out32 (s, BCCTR | BO_ALWAYS); tcg_out32 (s, BCCTR | BO_ALWAYS);
@ -1498,5 +1534,9 @@ void tcg_target_init (TCGContext *s)
tcg_regset_set_reg (s->reserved_regs, TCG_REG_R2); tcg_regset_set_reg (s->reserved_regs, TCG_REG_R2);
tcg_regset_set_reg (s->reserved_regs, TCG_REG_R13); tcg_regset_set_reg (s->reserved_regs, TCG_REG_R13);
#ifdef CONFIG_USE_GUEST_BASE
tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG);
#endif
tcg_add_target_add_op_defs (ppc_op_defs); tcg_add_target_add_op_defs (ppc_op_defs);
} }

2
tcg/ppc64/tcg-target.h
View File

@ -81,3 +81,5 @@ enum {
#define TCG_AREG0 TCG_REG_R27 #define TCG_AREG0 TCG_REG_R27
#define TCG_AREG1 TCG_REG_R24 #define TCG_AREG1 TCG_REG_R24
#define TCG_AREG2 TCG_REG_R25 #define TCG_AREG2 TCG_REG_R25
#define TCG_TARGET_HAS_GUEST_BASE