mirror of https://gitee.com/openkylin/qemu.git
hw/arm: Add MFT device to NPCM7xx Soc
This patch adds the recently implemented MFT device to the NPCM7XX SoC file. Reviewed-by: Doug Evans <dje@google.com> Reviewed-by: Tyrone Ting <kfting@nuvoton.com> Signed-off-by: Hao Wu <wuhaotsh@google.com> Message-id: 20210311180855.149764-4-wuhaotsh@google.com Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
380a37e498
commit
fc11115f74
|
@ -45,6 +45,7 @@ Supported devices
|
|||
* Pulse Width Modulation (PWM)
|
||||
* SMBus controller (SMBF)
|
||||
* Ethernet controller (EMC)
|
||||
* Tachometer
|
||||
|
||||
Missing devices
|
||||
---------------
|
||||
|
@ -63,7 +64,6 @@ Missing devices
|
|||
* Peripheral SPI controller (PSPI)
|
||||
* SD/MMC host
|
||||
* PECI interface
|
||||
* Tachometer
|
||||
* PCI and PCIe root complex and bridges
|
||||
* VDM and MCTP support
|
||||
* Serial I/O expansion
|
||||
|
|
|
@ -122,6 +122,14 @@ enum NPCM7xxInterrupt {
|
|||
NPCM7XX_SMBUS15_IRQ,
|
||||
NPCM7XX_PWM0_IRQ = 93, /* PWM module 0 */
|
||||
NPCM7XX_PWM1_IRQ, /* PWM module 1 */
|
||||
NPCM7XX_MFT0_IRQ = 96, /* MFT module 0 */
|
||||
NPCM7XX_MFT1_IRQ, /* MFT module 1 */
|
||||
NPCM7XX_MFT2_IRQ, /* MFT module 2 */
|
||||
NPCM7XX_MFT3_IRQ, /* MFT module 3 */
|
||||
NPCM7XX_MFT4_IRQ, /* MFT module 4 */
|
||||
NPCM7XX_MFT5_IRQ, /* MFT module 5 */
|
||||
NPCM7XX_MFT6_IRQ, /* MFT module 6 */
|
||||
NPCM7XX_MFT7_IRQ, /* MFT module 7 */
|
||||
NPCM7XX_EMC2RX_IRQ = 114,
|
||||
NPCM7XX_EMC2TX_IRQ,
|
||||
NPCM7XX_GPIO0_IRQ = 116,
|
||||
|
@ -172,6 +180,18 @@ static const hwaddr npcm7xx_pwm_addr[] = {
|
|||
0xf0104000,
|
||||
};
|
||||
|
||||
/* Register base address for each MFT Module */
|
||||
static const hwaddr npcm7xx_mft_addr[] = {
|
||||
0xf0180000,
|
||||
0xf0181000,
|
||||
0xf0182000,
|
||||
0xf0183000,
|
||||
0xf0184000,
|
||||
0xf0185000,
|
||||
0xf0186000,
|
||||
0xf0187000,
|
||||
};
|
||||
|
||||
/* Direct memory-mapped access to each SMBus Module. */
|
||||
static const hwaddr npcm7xx_smbus_addr[] = {
|
||||
0xf0080000,
|
||||
|
@ -417,6 +437,10 @@ static void npcm7xx_init(Object *obj)
|
|||
object_initialize_child(obj, "pwm[*]", &s->pwm[i], TYPE_NPCM7XX_PWM);
|
||||
}
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(s->mft); i++) {
|
||||
object_initialize_child(obj, "mft[*]", &s->mft[i], TYPE_NPCM7XX_MFT);
|
||||
}
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(s->emc); i++) {
|
||||
object_initialize_child(obj, "emc[*]", &s->emc[i], TYPE_NPCM7XX_EMC);
|
||||
}
|
||||
|
@ -603,6 +627,19 @@ static void npcm7xx_realize(DeviceState *dev, Error **errp)
|
|||
sysbus_connect_irq(sbd, i, npcm7xx_irq(s, NPCM7XX_PWM0_IRQ + i));
|
||||
}
|
||||
|
||||
/* MFT Modules. Cannot fail. */
|
||||
QEMU_BUILD_BUG_ON(ARRAY_SIZE(npcm7xx_mft_addr) != ARRAY_SIZE(s->mft));
|
||||
for (i = 0; i < ARRAY_SIZE(s->mft); i++) {
|
||||
SysBusDevice *sbd = SYS_BUS_DEVICE(&s->mft[i]);
|
||||
|
||||
qdev_connect_clock_in(DEVICE(&s->mft[i]), "clock-in",
|
||||
qdev_get_clock_out(DEVICE(&s->clk),
|
||||
"apb4-clock"));
|
||||
sysbus_realize(sbd, &error_abort);
|
||||
sysbus_mmio_map(sbd, 0, npcm7xx_mft_addr[i]);
|
||||
sysbus_connect_irq(sbd, 0, npcm7xx_irq(s, NPCM7XX_MFT0_IRQ + i));
|
||||
}
|
||||
|
||||
/*
|
||||
* EMC Modules. Cannot fail.
|
||||
* The mapping of the device to its netdev backend works as follows:
|
||||
|
@ -680,14 +717,6 @@ static void npcm7xx_realize(DeviceState *dev, Error **errp)
|
|||
create_unimplemented_device("npcm7xx.peci", 0xf0100000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.siox[1]", 0xf0101000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.siox[2]", 0xf0102000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.mft[0]", 0xf0180000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.mft[1]", 0xf0181000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.mft[2]", 0xf0182000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.mft[3]", 0xf0183000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.mft[4]", 0xf0184000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.mft[5]", 0xf0185000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.mft[6]", 0xf0186000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.mft[7]", 0xf0187000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.pspi1", 0xf0200000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.pspi2", 0xf0201000, 4 * KiB);
|
||||
create_unimplemented_device("npcm7xx.ahbpci", 0xf0400000, 1 * MiB);
|
||||
|
|
|
@ -24,6 +24,7 @@
|
|||
#include "hw/mem/npcm7xx_mc.h"
|
||||
#include "hw/misc/npcm7xx_clk.h"
|
||||
#include "hw/misc/npcm7xx_gcr.h"
|
||||
#include "hw/misc/npcm7xx_mft.h"
|
||||
#include "hw/misc/npcm7xx_pwm.h"
|
||||
#include "hw/misc/npcm7xx_rng.h"
|
||||
#include "hw/net/npcm7xx_emc.h"
|
||||
|
@ -82,6 +83,7 @@ typedef struct NPCM7xxState {
|
|||
NPCM7xxTimerCtrlState tim[3];
|
||||
NPCM7xxADCState adc;
|
||||
NPCM7xxPWMState pwm[2];
|
||||
NPCM7xxMFTState mft[8];
|
||||
NPCM7xxOTPState key_storage;
|
||||
NPCM7xxOTPState fuse_array;
|
||||
NPCM7xxMCState mc;
|
||||
|
|
Loading…
Reference in New Issue