Jia Liu
|
d962783e98
|
target-or32: Add linux user support
Add QEMU OpenRISC linux user support.
Signed-off-by: Jia Liu <proljc@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
|
2012-07-27 21:13:05 +00:00 |
|
Jia Liu
|
4dd044c6ba
|
target-or32: Add system instructions
Add OpenRISC system instructions.
Signed-off-by: Jia Liu <proljc@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
|
2012-07-27 21:13:03 +00:00 |
|
Jia Liu
|
99f575edcc
|
target-or32: Add timer support
Add OpenRISC timer support.
Signed-off-by: Jia Liu <proljc@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
|
2012-07-27 21:13:02 +00:00 |
|
Jia Liu
|
dd29c7fb01
|
target-or32: Add PIC support
Add OpenRISC Programmable Interrupt Controller support.
Signed-off-by: Jia Liu <proljc@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
|
2012-07-27 21:13:01 +00:00 |
|
Jia Liu
|
b6a71ef7e0
|
target-or32: Add interrupt support
Add OpenRISC interrupt support.
Signed-off-by: Jia Liu <proljc@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
|
2012-07-27 21:12:57 +00:00 |
|
Jia Liu
|
726fe04572
|
target-or32: Add MMU support
Add OpenRISC MMU support.
Signed-off-by: Jia Liu <proljc@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
|
2012-07-27 21:12:56 +00:00 |
|
Jia Liu
|
e67db06e9f
|
target-or32: Add target stubs and QOM cpu
Add OpenRISC target stubs, QOM cpu and basic machine.
Signed-off-by: Jia Liu <proljc@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
|
2012-07-27 21:12:55 +00:00 |