powerpc/85xx: Add support for P5040DS board
Add support for the Freescale P5040DS Reference Board ("Superhydra"), which
is similar to the P5020DS. Features of the P5040 are listed below, but
not all of these features (e.g. DPAA networking) are currently supported.
Four P5040 single-threaded e5500 cores built
Up to 2.4 GHz with 64-bit ISA support
Three levels of instruction: user, supervisor, hypervisor
CoreNet platform cache (CPC)
2.0 MB configures as dual 1 MB blocks hierarchical interconnect fabric
Two 64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving
support Up to 1600MT/s
Memory pre-fetch engine
DPAA incorporating acceleration for the following functions
Packet parsing, classification, and distribution (FMAN)
Queue management for scheduling, packet sequencing and
congestion management (QMAN)
Hardware buffer management for buffer allocation and
de-allocation (BMAN)
Cryptography acceleration (SEC 5.0) at up to 40 Gbps SerDes
20 lanes at up to 5 Gbps
Supports SGMII, XAUI, PCIe rev1.1/2.0, SATA Ethernet interfaces
Two 10 Gbps Ethernet MACs
Ten 1 Gbps Ethernet MACs
High-speed peripheral interfaces
Two PCI Express 2.0/3.0 controllers
Additional peripheral interfaces
Two serial ATA (SATA 2.0) controllers
Two high-speed USB 2.0 controllers with integrated PHY
Enhanced secure digital host controller (SD/MMC/eMMC)
Enhanced serial peripheral interface (eSPI)
Two I2C controllers
Four UARTs
Integrated flash controller supporting NAND and NOR flash
DMA
Dual four channel
Support for hardware virtualization and partitioning enforcement
Extra privileged level for hypervisor support
QorIQ Trust Architecture 1.1
Secure boot, secure debug, tamper detection, volatile key storage
Signed-off-by: Timur Tabi <timur@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2012-07-26 23:08:54 +08:00
|
|
|
/*
|
|
|
|
|
* P5040 DS Setup
|
|
|
|
|
*
|
|
|
|
|
* Copyright 2009-2010 Freescale Semiconductor Inc.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
|
* option) any later version.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
|
#include <linux/pci.h>
|
|
|
|
|
|
|
|
|
|
#include <asm/machdep.h>
|
|
|
|
|
#include <asm/udbg.h>
|
|
|
|
|
#include <asm/mpic.h>
|
|
|
|
|
|
|
|
|
|
#include <linux/of_fdt.h>
|
|
|
|
|
|
|
|
|
|
#include <sysdev/fsl_soc.h>
|
|
|
|
|
#include <sysdev/fsl_pci.h>
|
|
|
|
|
#include <asm/ehv_pic.h>
|
|
|
|
|
|
|
|
|
|
#include "corenet_ds.h"
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Called very early, device-tree isn't unflattened
|
|
|
|
|
*/
|
|
|
|
|
static int __init p5040_ds_probe(void)
|
|
|
|
|
{
|
|
|
|
|
unsigned long root = of_get_flat_dt_root();
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
|
extern struct smp_ops_t smp_85xx_ops;
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
if (of_flat_dt_is_compatible(root, "fsl,P5040DS"))
|
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
|
|
/* Check if we're running under the Freescale hypervisor */
|
|
|
|
|
if (of_flat_dt_is_compatible(root, "fsl,P5040DS-hv")) {
|
|
|
|
|
ppc_md.init_IRQ = ehv_pic_init;
|
|
|
|
|
ppc_md.get_irq = ehv_pic_get_irq;
|
|
|
|
|
ppc_md.restart = fsl_hv_restart;
|
|
|
|
|
ppc_md.power_off = fsl_hv_halt;
|
|
|
|
|
ppc_md.halt = fsl_hv_halt;
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
|
/*
|
|
|
|
|
* Disable the timebase sync operations because we can't write
|
|
|
|
|
* to the timebase registers under the hypervisor.
|
|
|
|
|
*/
|
|
|
|
|
smp_85xx_ops.give_timebase = NULL;
|
|
|
|
|
smp_85xx_ops.take_timebase = NULL;
|
|
|
|
|
#endif
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define_machine(p5040_ds) {
|
|
|
|
|
.name = "P5040 DS",
|
|
|
|
|
.probe = p5040_ds_probe,
|
|
|
|
|
.setup_arch = corenet_ds_setup_arch,
|
|
|
|
|
.init_IRQ = corenet_ds_pic_init,
|
|
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
|
.pcibios_fixup_bus = fsl_pcibios_fixup_bus,
|
|
|
|
|
#endif
|
|
|
|
|
/* coreint doesn't play nice with lazy EE, use legacy mpic for now */
|
|
|
|
|
#ifdef CONFIG_PPC64
|
|
|
|
|
.get_irq = mpic_get_irq,
|
|
|
|
|
#else
|
|
|
|
|
.get_irq = mpic_get_coreint_irq,
|
|
|
|
|
#endif
|
|
|
|
|
.restart = fsl_rstcr_restart,
|
|
|
|
|
.calibrate_decr = generic_calibrate_decr,
|
|
|
|
|
.progress = udbg_progress,
|
|
|
|
|
#ifdef CONFIG_PPC64
|
|
|
|
|
.power_save = book3e_idle,
|
|
|
|
|
#else
|
|
|
|
|
.power_save = e500_idle,
|
|
|
|
|
#endif
|
|
|
|
|
};
|
|
|
|
|
|
2012-08-28 15:44:08 +08:00
|
|
|
machine_arch_initcall(p5040_ds, corenet_ds_publish_devices);
|
powerpc/85xx: Add support for P5040DS board
Add support for the Freescale P5040DS Reference Board ("Superhydra"), which
is similar to the P5020DS. Features of the P5040 are listed below, but
not all of these features (e.g. DPAA networking) are currently supported.
Four P5040 single-threaded e5500 cores built
Up to 2.4 GHz with 64-bit ISA support
Three levels of instruction: user, supervisor, hypervisor
CoreNet platform cache (CPC)
2.0 MB configures as dual 1 MB blocks hierarchical interconnect fabric
Two 64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving
support Up to 1600MT/s
Memory pre-fetch engine
DPAA incorporating acceleration for the following functions
Packet parsing, classification, and distribution (FMAN)
Queue management for scheduling, packet sequencing and
congestion management (QMAN)
Hardware buffer management for buffer allocation and
de-allocation (BMAN)
Cryptography acceleration (SEC 5.0) at up to 40 Gbps SerDes
20 lanes at up to 5 Gbps
Supports SGMII, XAUI, PCIe rev1.1/2.0, SATA Ethernet interfaces
Two 10 Gbps Ethernet MACs
Ten 1 Gbps Ethernet MACs
High-speed peripheral interfaces
Two PCI Express 2.0/3.0 controllers
Additional peripheral interfaces
Two serial ATA (SATA 2.0) controllers
Two high-speed USB 2.0 controllers with integrated PHY
Enhanced secure digital host controller (SD/MMC/eMMC)
Enhanced serial peripheral interface (eSPI)
Two I2C controllers
Four UARTs
Integrated flash controller supporting NAND and NOR flash
DMA
Dual four channel
Support for hardware virtualization and partitioning enforcement
Extra privileged level for hypervisor support
QorIQ Trust Architecture 1.1
Secure boot, secure debug, tamper detection, volatile key storage
Signed-off-by: Timur Tabi <timur@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2012-07-26 23:08:54 +08:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_SWIOTLB
|
|
|
|
|
machine_arch_initcall(p5040_ds, swiotlb_setup_bus_notifier);
|
|
|
|
|
#endif
|