2014-09-05 06:20:35 +08:00
|
|
|
/dts-v1/;
|
|
|
|
|
2015-03-18 17:52:17 +08:00
|
|
|
#include "tegra124-nyan.dtsi"
|
2014-09-05 06:20:35 +08:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Acer Chromebook 13 CB5-311";
|
|
|
|
compatible = "google,nyan-big", "nvidia,tegra124";
|
|
|
|
|
2015-03-18 17:52:17 +08:00
|
|
|
panel: panel {
|
|
|
|
compatible = "auo,b133xtn01";
|
2014-09-05 06:20:35 +08:00
|
|
|
|
2015-03-18 17:52:17 +08:00
|
|
|
backlight = <&backlight>;
|
|
|
|
ddc-i2c-bus = <&dpaux>;
|
2014-09-05 06:20:35 +08:00
|
|
|
};
|
|
|
|
|
2015-03-18 17:52:17 +08:00
|
|
|
sdhci@0,700b0400 { /* SD Card on this bus */
|
|
|
|
wp-gpios = <&gpio TEGRA_GPIO(Q, 4) GPIO_ACTIVE_LOW>;
|
|
|
|
};
|
2014-09-05 06:20:35 +08:00
|
|
|
|
2015-03-18 17:52:17 +08:00
|
|
|
sound {
|
|
|
|
compatible = "nvidia,tegra-audio-max98090-nyan-big",
|
|
|
|
"nvidia,tegra-audio-max98090-nyan",
|
|
|
|
"nvidia,tegra-audio-max98090";
|
|
|
|
nvidia,model = "GoogleNyanBig";
|
2014-09-05 06:20:35 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
pinmux@0,70000868 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinmux_default>;
|
|
|
|
|
|
|
|
pinmux_default: common {
|
|
|
|
dap_mclk1_pw4 {
|
|
|
|
nvidia,pins = "dap_mclk1_pw4";
|
|
|
|
nvidia,function = "extperiph1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
dap2_din_pa4 {
|
|
|
|
nvidia,pins = "dap2_din_pa4";
|
|
|
|
nvidia,function = "i2s1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
dap2_dout_pa5 {
|
|
|
|
nvidia,pins = "dap2_dout_pa5",
|
|
|
|
"dap2_fs_pa2",
|
|
|
|
"dap2_sclk_pa3";
|
|
|
|
nvidia,function = "i2s1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
dvfs_pwm_px0 {
|
|
|
|
nvidia,pins = "dvfs_pwm_px0",
|
|
|
|
"dvfs_clk_px2";
|
|
|
|
nvidia,function = "cldvfs";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
ulpi_clk_py0 {
|
|
|
|
nvidia,pins = "ulpi_clk_py0",
|
|
|
|
"ulpi_nxt_py2",
|
|
|
|
"ulpi_stp_py3";
|
|
|
|
nvidia,function = "spi1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
ulpi_dir_py1 {
|
|
|
|
nvidia,pins = "ulpi_dir_py1";
|
|
|
|
nvidia,function = "spi1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
cam_i2c_scl_pbb1 {
|
|
|
|
nvidia,pins = "cam_i2c_scl_pbb1",
|
|
|
|
"cam_i2c_sda_pbb2";
|
|
|
|
nvidia,function = "i2c3";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,open-drain = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
gen2_i2c_scl_pt5 {
|
|
|
|
nvidia,pins = "gen2_i2c_scl_pt5",
|
|
|
|
"gen2_i2c_sda_pt6";
|
|
|
|
nvidia,function = "i2c2";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,open-drain = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
pg4 {
|
|
|
|
nvidia,pins = "pg4",
|
|
|
|
"pg5",
|
|
|
|
"pg6",
|
|
|
|
"pi3";
|
|
|
|
nvidia,function = "spi4";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
pg7 {
|
|
|
|
nvidia,pins = "pg7";
|
|
|
|
nvidia,function = "spi4";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
ph1 {
|
|
|
|
nvidia,pins = "ph1";
|
|
|
|
nvidia,function = "pwm1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
pk0 {
|
|
|
|
nvidia,pins = "pk0",
|
|
|
|
"kb_row15_ps7",
|
|
|
|
"clk_32k_out_pa0";
|
|
|
|
nvidia,function = "soc";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
sdmmc1_clk_pz0 {
|
|
|
|
nvidia,pins = "sdmmc1_clk_pz0";
|
|
|
|
nvidia,function = "sdmmc1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
sdmmc1_cmd_pz1 {
|
|
|
|
nvidia,pins = "sdmmc1_cmd_pz1",
|
|
|
|
"sdmmc1_dat0_py7",
|
|
|
|
"sdmmc1_dat1_py6",
|
|
|
|
"sdmmc1_dat2_py5",
|
|
|
|
"sdmmc1_dat3_py4";
|
|
|
|
nvidia,function = "sdmmc1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
sdmmc3_clk_pa6 {
|
|
|
|
nvidia,pins = "sdmmc3_clk_pa6";
|
|
|
|
nvidia,function = "sdmmc3";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
sdmmc3_cmd_pa7 {
|
|
|
|
nvidia,pins = "sdmmc3_cmd_pa7",
|
|
|
|
"sdmmc3_dat0_pb7",
|
|
|
|
"sdmmc3_dat1_pb6",
|
|
|
|
"sdmmc3_dat2_pb5",
|
|
|
|
"sdmmc3_dat3_pb4",
|
|
|
|
"kb_col4_pq4",
|
|
|
|
"sdmmc3_clk_lb_out_pee4",
|
|
|
|
"sdmmc3_clk_lb_in_pee5",
|
|
|
|
"sdmmc3_cd_n_pv2";
|
|
|
|
nvidia,function = "sdmmc3";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
sdmmc4_clk_pcc4 {
|
|
|
|
nvidia,pins = "sdmmc4_clk_pcc4";
|
|
|
|
nvidia,function = "sdmmc4";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
sdmmc4_cmd_pt7 {
|
|
|
|
nvidia,pins = "sdmmc4_cmd_pt7",
|
|
|
|
"sdmmc4_dat0_paa0",
|
|
|
|
"sdmmc4_dat1_paa1",
|
|
|
|
"sdmmc4_dat2_paa2",
|
|
|
|
"sdmmc4_dat3_paa3",
|
|
|
|
"sdmmc4_dat4_paa4",
|
|
|
|
"sdmmc4_dat5_paa5",
|
|
|
|
"sdmmc4_dat6_paa6",
|
|
|
|
"sdmmc4_dat7_paa7";
|
|
|
|
nvidia,function = "sdmmc4";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
pwr_i2c_scl_pz6 {
|
|
|
|
nvidia,pins = "pwr_i2c_scl_pz6",
|
|
|
|
"pwr_i2c_sda_pz7";
|
|
|
|
nvidia,function = "i2cpwr";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,open-drain = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
jtag_rtck {
|
|
|
|
nvidia,pins = "jtag_rtck";
|
|
|
|
nvidia,function = "rtck";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
clk_32k_in {
|
|
|
|
nvidia,pins = "clk_32k_in";
|
|
|
|
nvidia,function = "clk";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
core_pwr_req {
|
|
|
|
nvidia,pins = "core_pwr_req";
|
|
|
|
nvidia,function = "pwron";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
cpu_pwr_req {
|
|
|
|
nvidia,pins = "cpu_pwr_req";
|
|
|
|
nvidia,function = "cpu";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
pwr_int_n {
|
|
|
|
nvidia,pins = "pwr_int_n";
|
|
|
|
nvidia,function = "pmi";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
reset_out_n {
|
|
|
|
nvidia,pins = "reset_out_n";
|
|
|
|
nvidia,function = "reset_out_n";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
clk3_out_pee0 {
|
|
|
|
nvidia,pins = "clk3_out_pee0";
|
|
|
|
nvidia,function = "extperiph3";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
gen1_i2c_sda_pc5 {
|
|
|
|
nvidia,pins = "gen1_i2c_sda_pc5",
|
|
|
|
"gen1_i2c_scl_pc4";
|
|
|
|
nvidia,function = "i2c1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,open-drain = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
hdmi_cec_pee3 {
|
|
|
|
nvidia,pins = "hdmi_cec_pee3";
|
|
|
|
nvidia,function = "cec";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,open-drain = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
hdmi_int_pn7 {
|
|
|
|
nvidia,pins = "hdmi_int_pn7";
|
|
|
|
nvidia,function = "rsvd1";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
ddc_scl_pv4 {
|
|
|
|
nvidia,pins = "ddc_scl_pv4",
|
|
|
|
"ddc_sda_pv5";
|
|
|
|
nvidia,function = "i2c4";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,rcv-sel = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
kb_row10_ps2 {
|
|
|
|
nvidia,pins = "kb_row10_ps2";
|
|
|
|
nvidia,function = "uarta";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
kb_row9_ps1 {
|
|
|
|
nvidia,pins = "kb_row9_ps1";
|
|
|
|
nvidia,function = "uarta";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
usb_vbus_en0_pn4 {
|
|
|
|
nvidia,pins = "usb_vbus_en0_pn4",
|
|
|
|
"usb_vbus_en1_pn5";
|
|
|
|
nvidia,function = "usb";
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,open-drain = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
drive_sdio1 {
|
|
|
|
nvidia,pins = "drive_sdio1";
|
|
|
|
nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,schmitt = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull-down-strength = <36>;
|
|
|
|
nvidia,pull-up-strength = <20>;
|
|
|
|
nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_SLOW>;
|
|
|
|
nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_SLOW>;
|
|
|
|
};
|
|
|
|
drive_sdio3 {
|
|
|
|
nvidia,pins = "drive_sdio3";
|
|
|
|
nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,schmitt = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull-down-strength = <22>;
|
|
|
|
nvidia,pull-up-strength = <36>;
|
|
|
|
nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
|
|
|
|
nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
|
|
|
|
};
|
|
|
|
drive_gma {
|
|
|
|
nvidia,pins = "drive_gma";
|
|
|
|
nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
|
|
|
|
nvidia,schmitt = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,pull-down-strength = <2>;
|
|
|
|
nvidia,pull-up-strength = <1>;
|
|
|
|
nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
|
|
|
|
nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
|
|
|
|
nvidia,drive-type = <1>;
|
|
|
|
};
|
|
|
|
codec_irq_l {
|
|
|
|
nvidia,pins = "ph4";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
lcd_bl_en {
|
|
|
|
nvidia,pins = "ph2";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
touch_irq_l {
|
|
|
|
nvidia,pins = "gpio_w3_aud_pw3";
|
|
|
|
nvidia,function = "spi6";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
tpm_davint_l {
|
|
|
|
nvidia,pins = "ph6";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
ts_irq_l {
|
|
|
|
nvidia,pins = "pk2";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
ts_reset_l {
|
|
|
|
nvidia,pins = "pk4";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
ts_shdn_l {
|
|
|
|
nvidia,pins = "pk1";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
ph7 {
|
|
|
|
nvidia,pins = "ph7";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
kb_col0_ap {
|
|
|
|
nvidia,pins = "kb_col0_pq0";
|
|
|
|
nvidia,function = "rsvd4";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
lid_open {
|
|
|
|
nvidia,pins = "kb_row4_pr4";
|
|
|
|
nvidia,function = "rsvd3";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
en_vdd_sd {
|
|
|
|
nvidia,pins = "kb_row0_pr0";
|
|
|
|
nvidia,function = "rsvd4";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
ac_ok {
|
|
|
|
nvidia,pins = "pj0";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
sensor_irq_l {
|
|
|
|
nvidia,pins = "pi6";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
wifi_en {
|
|
|
|
nvidia,pins = "gpio_x7_aud_px7";
|
|
|
|
nvidia,function = "rsvd4";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
en_vdd_bl {
|
|
|
|
nvidia,pins = "dap3_dout_pp2";
|
|
|
|
nvidia,function = "i2s2";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
en_vdd_hdmi {
|
|
|
|
nvidia,pins = "spdif_in_pk6";
|
|
|
|
nvidia,function = "spdif";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
soc_warm_reset_l {
|
|
|
|
nvidia,pins = "pi5";
|
|
|
|
nvidia,function = "gmi";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
|
|
};
|
|
|
|
hp_det_l {
|
|
|
|
nvidia,pins = "pi7";
|
|
|
|
nvidia,function = "rsvd1";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
mic_det_l {
|
|
|
|
nvidia,pins = "kb_row7_pr7";
|
|
|
|
nvidia,function = "rsvd2";
|
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|