This website requires JavaScript.
Explore
Help
Sign In
p71924506
/
linux_old1
Watch
1
Star
0
Fork
You've already forked linux_old1
0
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
2bab3cf910
linux_old1
/
drivers
/
perf
/
hisilicon
/
Makefile
2 lines
88 B
Makefile
Raw
Normal View
History
Unescape
Escape
perf: hisi: Add support for HiSilicon SoC HHA PMU driver L3 cache coherence is maintained by Hydra Home Agent (HHA) in HiSilicon SoC. This patch adds support for HHA PMU driver, Each HHA has own control, counter and interrupt registers and is an separate PMU. For each HHA PMU, it has 16-programable counters and each counter is free-running. Interrupt is supported to handle counter (48-bits) overflow. Acked-by: Mark Rutland <mark.rutland@arm.com> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Signed-off-by: Shaokun Zhang <zhangshaokun@hisilicon.com> Signed-off-by: Anurup M <anurup.m@huawei.com> Signed-off-by: Will Deacon <will.deacon@arm.com>
2017-10-19 19:05:19 +08:00
obj-$(CONFIG_HISI_PMU)
+=
hisi_uncore_pmu.o hisi_uncore_l3c_pmu.o hisi_uncore_hha_pmu.o