2008-07-03 17:24:31 +08:00
|
|
|
/*
|
2008-08-05 23:14:15 +08:00
|
|
|
* arch/arm/plat-omap/include/mach/omap34xx.h
|
2008-07-03 17:24:31 +08:00
|
|
|
*
|
|
|
|
|
* This file contains the processor specific definitions of the TI OMAP34XX.
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2007 Texas Instruments.
|
|
|
|
|
* Copyright (C) 2007 Nokia Corporation.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
|
*/
|
|
|
|
|
|
2010-02-13 04:26:48 +08:00
|
|
|
#ifndef __ASM_ARCH_OMAP3_H
|
|
|
|
|
#define __ASM_ARCH_OMAP3_H
|
2008-07-03 17:24:31 +08:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Please place only base defines here and put the rest in device
|
|
|
|
|
* specific headers.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define L4_34XX_BASE 0x48000000
|
|
|
|
|
#define L4_WK_34XX_BASE 0x48300000
|
|
|
|
|
#define L4_PER_34XX_BASE 0x49000000
|
|
|
|
|
#define L4_EMU_34XX_BASE 0x54000000
|
|
|
|
|
#define L3_34XX_BASE 0x68000000
|
|
|
|
|
|
|
|
|
|
#define OMAP3430_32KSYNCT_BASE 0x48320000
|
|
|
|
|
#define OMAP3430_CM_BASE 0x48004800
|
|
|
|
|
#define OMAP3430_PRM_BASE 0x48306800
|
|
|
|
|
#define OMAP343X_SMS_BASE 0x6C000000
|
|
|
|
|
#define OMAP343X_SDRC_BASE 0x6D000000
|
|
|
|
|
#define OMAP34XX_GPMC_BASE 0x6E000000
|
|
|
|
|
#define OMAP343X_SCM_BASE 0x48002000
|
|
|
|
|
#define OMAP343X_CTRL_BASE OMAP343X_SCM_BASE
|
|
|
|
|
|
|
|
|
|
#define OMAP34XX_IC_BASE 0x48200000
|
2009-03-24 09:23:49 +08:00
|
|
|
|
|
|
|
|
#define OMAP3430_ISP_BASE (L4_34XX_BASE + 0xBC000)
|
|
|
|
|
#define OMAP3430_ISP_CBUFF_BASE (OMAP3430_ISP_BASE + 0x0100)
|
|
|
|
|
#define OMAP3430_ISP_CCP2_BASE (OMAP3430_ISP_BASE + 0x0400)
|
|
|
|
|
#define OMAP3430_ISP_CCDC_BASE (OMAP3430_ISP_BASE + 0x0600)
|
|
|
|
|
#define OMAP3430_ISP_HIST_BASE (OMAP3430_ISP_BASE + 0x0A00)
|
|
|
|
|
#define OMAP3430_ISP_H3A_BASE (OMAP3430_ISP_BASE + 0x0C00)
|
|
|
|
|
#define OMAP3430_ISP_PREV_BASE (OMAP3430_ISP_BASE + 0x0E00)
|
|
|
|
|
#define OMAP3430_ISP_RESZ_BASE (OMAP3430_ISP_BASE + 0x1000)
|
|
|
|
|
#define OMAP3430_ISP_SBL_BASE (OMAP3430_ISP_BASE + 0x1200)
|
|
|
|
|
#define OMAP3430_ISP_MMU_BASE (OMAP3430_ISP_BASE + 0x1400)
|
2010-02-02 22:17:33 +08:00
|
|
|
#define OMAP3430_ISP_CSI2A_REGS1_BASE (OMAP3430_ISP_BASE + 0x1800)
|
|
|
|
|
#define OMAP3430_ISP_CSIPHY2_BASE (OMAP3430_ISP_BASE + 0x1970)
|
|
|
|
|
#define OMAP3630_ISP_CSI2A_REGS2_BASE (OMAP3430_ISP_BASE + 0x19C0)
|
|
|
|
|
#define OMAP3630_ISP_CSI2C_REGS1_BASE (OMAP3430_ISP_BASE + 0x1C00)
|
|
|
|
|
#define OMAP3630_ISP_CSIPHY1_BASE (OMAP3430_ISP_BASE + 0x1D70)
|
|
|
|
|
#define OMAP3630_ISP_CSI2C_REGS2_BASE (OMAP3430_ISP_BASE + 0x1DC0)
|
2009-03-24 09:23:49 +08:00
|
|
|
|
|
|
|
|
#define OMAP3430_ISP_END (OMAP3430_ISP_BASE + 0x06F)
|
|
|
|
|
#define OMAP3430_ISP_CBUFF_END (OMAP3430_ISP_CBUFF_BASE + 0x077)
|
|
|
|
|
#define OMAP3430_ISP_CCP2_END (OMAP3430_ISP_CCP2_BASE + 0x1EF)
|
|
|
|
|
#define OMAP3430_ISP_CCDC_END (OMAP3430_ISP_CCDC_BASE + 0x0A7)
|
|
|
|
|
#define OMAP3430_ISP_HIST_END (OMAP3430_ISP_HIST_BASE + 0x047)
|
|
|
|
|
#define OMAP3430_ISP_H3A_END (OMAP3430_ISP_H3A_BASE + 0x05F)
|
|
|
|
|
#define OMAP3430_ISP_PREV_END (OMAP3430_ISP_PREV_BASE + 0x09F)
|
|
|
|
|
#define OMAP3430_ISP_RESZ_END (OMAP3430_ISP_RESZ_BASE + 0x0AB)
|
|
|
|
|
#define OMAP3430_ISP_SBL_END (OMAP3430_ISP_SBL_BASE + 0x0FB)
|
|
|
|
|
#define OMAP3430_ISP_MMU_END (OMAP3430_ISP_MMU_BASE + 0x06F)
|
2010-02-02 22:17:33 +08:00
|
|
|
#define OMAP3430_ISP_CSI2A_REGS1_END (OMAP3430_ISP_CSI2A_REGS1_BASE + 0x16F)
|
|
|
|
|
#define OMAP3430_ISP_CSIPHY2_END (OMAP3430_ISP_CSIPHY2_BASE + 0x00B)
|
|
|
|
|
#define OMAP3630_ISP_CSI2A_REGS2_END (OMAP3630_ISP_CSI2A_REGS2_BASE + 0x3F)
|
|
|
|
|
#define OMAP3630_ISP_CSI2C_REGS1_END (OMAP3630_ISP_CSI2C_REGS1_BASE + 0x16F)
|
|
|
|
|
#define OMAP3630_ISP_CSIPHY1_END (OMAP3630_ISP_CSIPHY1_BASE + 0x00B)
|
|
|
|
|
#define OMAP3630_ISP_CSI2C_REGS2_END (OMAP3630_ISP_CSI2C_REGS2_BASE + 0x3F)
|
2009-03-24 09:23:49 +08:00
|
|
|
|
2008-07-03 17:24:31 +08:00
|
|
|
#define OMAP34XX_HSUSB_OTG_BASE (L4_34XX_BASE + 0xAB000)
|
|
|
|
|
#define OMAP34XX_USBTLL_BASE (L4_34XX_BASE + 0x62000)
|
2009-11-23 02:11:01 +08:00
|
|
|
#define OMAP34XX_UHH_CONFIG_BASE (L4_34XX_BASE + 0x64000)
|
|
|
|
|
#define OMAP34XX_OHCI_BASE (L4_34XX_BASE + 0x64400)
|
|
|
|
|
#define OMAP34XX_EHCI_BASE (L4_34XX_BASE + 0x64800)
|
|
|
|
|
#define OMAP34XX_SR1_BASE 0x480C9000
|
|
|
|
|
#define OMAP34XX_SR2_BASE 0x480CB000
|
2008-07-03 17:24:31 +08:00
|
|
|
|
2009-03-29 01:53:31 +08:00
|
|
|
#define OMAP34XX_MAILBOX_BASE (L4_34XX_BASE + 0x94000)
|
2008-07-03 17:24:31 +08:00
|
|
|
|
2010-05-03 11:10:03 +08:00
|
|
|
/* Security */
|
|
|
|
|
#define OMAP34XX_SEC_BASE (L4_34XX_BASE + 0xA0000)
|
|
|
|
|
#define OMAP34XX_SEC_SHA1MD5_BASE (OMAP34XX_SEC_BASE + 0x23000)
|
|
|
|
|
#define OMAP34XX_SEC_AES_BASE (OMAP34XX_SEC_BASE + 0x25000)
|
|
|
|
|
|
2010-02-13 04:26:48 +08:00
|
|
|
#endif /* __ASM_ARCH_OMAP3_H */
|
2008-07-03 17:24:31 +08:00
|
|
|
|
