2010-01-07 07:07:20 +08:00
|
|
|
/*******************************************************************************
|
|
|
|
This is the driver for the GMAC on-chip Ethernet controller for ST SoCs.
|
|
|
|
DWC Ether MAC 10/100/1000 Universal version 3.41a has been used for
|
|
|
|
developing this code.
|
|
|
|
|
|
|
|
This only implements the mac core functions for this chip.
|
|
|
|
|
|
|
|
Copyright (C) 2007-2009 STMicroelectronics Ltd
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
|
|
under the terms and conditions of the GNU General Public License,
|
|
|
|
version 2, as published by the Free Software Foundation.
|
|
|
|
|
|
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
|
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License along with
|
|
|
|
this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
|
|
|
|
The full GNU General Public License is included in this distribution in
|
|
|
|
the file called "COPYING".
|
|
|
|
|
|
|
|
Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>
|
|
|
|
*******************************************************************************/
|
|
|
|
|
|
|
|
#include <linux/crc32.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 16:04:11 +08:00
|
|
|
#include <linux/slab.h>
|
2010-01-07 07:07:20 +08:00
|
|
|
#include "dwmac1000.h"
|
|
|
|
|
|
|
|
static void dwmac1000_core_init(unsigned long ioaddr)
|
|
|
|
{
|
|
|
|
u32 value = readl(ioaddr + GMAC_CONTROL);
|
|
|
|
value |= GMAC_CORE_INIT;
|
|
|
|
writel(value, ioaddr + GMAC_CONTROL);
|
|
|
|
|
|
|
|
/* STBus Bridge Configuration */
|
|
|
|
/*writel(0xc5608, ioaddr + 0x00007000);*/
|
|
|
|
|
|
|
|
/* Freeze MMC counters */
|
|
|
|
writel(0x8, ioaddr + GMAC_MMC_CTRL);
|
|
|
|
/* Mask GMAC interrupts */
|
|
|
|
writel(0x207, ioaddr + GMAC_INT_MASK);
|
|
|
|
|
|
|
|
#ifdef STMMAC_VLAN_TAG_USED
|
|
|
|
/* Tag detection without filtering */
|
|
|
|
writel(0x0, ioaddr + GMAC_VLAN_TAG);
|
|
|
|
#endif
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dwmac1000_dump_regs(unsigned long ioaddr)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
pr_info("\tDWMAC1000 regs (base addr = 0x%8x)\n", (unsigned int)ioaddr);
|
|
|
|
|
|
|
|
for (i = 0; i < 55; i++) {
|
|
|
|
int offset = i * 4;
|
|
|
|
pr_info("\tReg No. %d (offset 0x%x): 0x%08x\n", i,
|
|
|
|
offset, readl(ioaddr + offset));
|
|
|
|
}
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dwmac1000_set_umac_addr(unsigned long ioaddr, unsigned char *addr,
|
|
|
|
unsigned int reg_n)
|
|
|
|
{
|
|
|
|
stmmac_set_mac_addr(ioaddr, addr, GMAC_ADDR_HIGH(reg_n),
|
|
|
|
GMAC_ADDR_LOW(reg_n));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dwmac1000_get_umac_addr(unsigned long ioaddr, unsigned char *addr,
|
|
|
|
unsigned int reg_n)
|
|
|
|
{
|
|
|
|
stmmac_get_mac_addr(ioaddr, addr, GMAC_ADDR_HIGH(reg_n),
|
|
|
|
GMAC_ADDR_LOW(reg_n));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dwmac1000_set_filter(struct net_device *dev)
|
|
|
|
{
|
|
|
|
unsigned long ioaddr = dev->base_addr;
|
|
|
|
unsigned int value = 0;
|
|
|
|
|
|
|
|
DBG(KERN_INFO "%s: # mcasts %d, # unicast %d\n",
|
2010-02-08 12:30:35 +08:00
|
|
|
__func__, netdev_mc_count(dev), netdev_uc_count(dev));
|
2010-01-07 07:07:20 +08:00
|
|
|
|
|
|
|
if (dev->flags & IFF_PROMISC)
|
|
|
|
value = GMAC_FRAME_FILTER_PR;
|
2010-02-08 12:30:35 +08:00
|
|
|
else if ((netdev_mc_count(dev) > HASH_TABLE_SIZE)
|
2010-01-07 07:07:20 +08:00
|
|
|
|| (dev->flags & IFF_ALLMULTI)) {
|
|
|
|
value = GMAC_FRAME_FILTER_PM; /* pass all multi */
|
|
|
|
writel(0xffffffff, ioaddr + GMAC_HASH_HIGH);
|
|
|
|
writel(0xffffffff, ioaddr + GMAC_HASH_LOW);
|
2010-02-08 12:30:35 +08:00
|
|
|
} else if (!netdev_mc_empty(dev)) {
|
2010-01-07 07:07:20 +08:00
|
|
|
u32 mc_filter[2];
|
2010-04-02 05:22:57 +08:00
|
|
|
struct netdev_hw_addr *ha;
|
2010-01-07 07:07:20 +08:00
|
|
|
|
|
|
|
/* Hash filter for multicast */
|
|
|
|
value = GMAC_FRAME_FILTER_HMC;
|
|
|
|
|
|
|
|
memset(mc_filter, 0, sizeof(mc_filter));
|
2010-04-02 05:22:57 +08:00
|
|
|
netdev_for_each_mc_addr(ha, dev) {
|
2010-01-07 07:07:20 +08:00
|
|
|
/* The upper 6 bits of the calculated CRC are used to
|
|
|
|
index the contens of the hash table */
|
|
|
|
int bit_nr =
|
2010-04-02 05:22:57 +08:00
|
|
|
bitrev32(~crc32_le(~0, ha->addr, 6)) >> 26;
|
2010-01-07 07:07:20 +08:00
|
|
|
/* The most significant bit determines the register to
|
|
|
|
* use (H/L) while the other 5 bits determine the bit
|
|
|
|
* within the register. */
|
|
|
|
mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
|
|
|
|
}
|
|
|
|
writel(mc_filter[0], ioaddr + GMAC_HASH_LOW);
|
|
|
|
writel(mc_filter[1], ioaddr + GMAC_HASH_HIGH);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Handle multiple unicast addresses (perfect filtering)*/
|
2010-01-26 05:36:10 +08:00
|
|
|
if (netdev_uc_count(dev) > GMAC_MAX_UNICAST_ADDRESSES)
|
2010-01-07 07:07:20 +08:00
|
|
|
/* Switch to promiscuous mode is more than 16 addrs
|
|
|
|
are required */
|
|
|
|
value |= GMAC_FRAME_FILTER_PR;
|
|
|
|
else {
|
|
|
|
int reg = 1;
|
|
|
|
struct netdev_hw_addr *ha;
|
|
|
|
|
2010-01-26 05:36:10 +08:00
|
|
|
netdev_for_each_uc_addr(ha, dev) {
|
|
|
|
dwmac1000_set_umac_addr(ioaddr, ha->addr, reg);
|
|
|
|
reg++;
|
2010-01-07 07:07:20 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef FRAME_FILTER_DEBUG
|
|
|
|
/* Enable Receive all mode (to debug filtering_fail errors) */
|
|
|
|
value |= GMAC_FRAME_FILTER_RA;
|
|
|
|
#endif
|
|
|
|
writel(value, ioaddr + GMAC_FRAME_FILTER);
|
|
|
|
|
|
|
|
DBG(KERN_INFO "\tFrame Filter reg: 0x%08x\n\tHash regs: "
|
|
|
|
"HI 0x%08x, LO 0x%08x\n", readl(ioaddr + GMAC_FRAME_FILTER),
|
|
|
|
readl(ioaddr + GMAC_HASH_HIGH), readl(ioaddr + GMAC_HASH_LOW));
|
|
|
|
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dwmac1000_flow_ctrl(unsigned long ioaddr, unsigned int duplex,
|
|
|
|
unsigned int fc, unsigned int pause_time)
|
|
|
|
{
|
|
|
|
unsigned int flow = 0;
|
|
|
|
|
|
|
|
DBG(KERN_DEBUG "GMAC Flow-Control:\n");
|
|
|
|
if (fc & FLOW_RX) {
|
|
|
|
DBG(KERN_DEBUG "\tReceive Flow-Control ON\n");
|
|
|
|
flow |= GMAC_FLOW_CTRL_RFE;
|
|
|
|
}
|
|
|
|
if (fc & FLOW_TX) {
|
|
|
|
DBG(KERN_DEBUG "\tTransmit Flow-Control ON\n");
|
|
|
|
flow |= GMAC_FLOW_CTRL_TFE;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (duplex) {
|
|
|
|
DBG(KERN_DEBUG "\tduplex mode: pause time: %d\n", pause_time);
|
|
|
|
flow |= (pause_time << GMAC_FLOW_CTRL_PT_SHIFT);
|
|
|
|
}
|
|
|
|
|
|
|
|
writel(flow, ioaddr + GMAC_FLOW_CTRL);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void dwmac1000_pmt(unsigned long ioaddr, unsigned long mode)
|
|
|
|
{
|
|
|
|
unsigned int pmt = 0;
|
|
|
|
|
|
|
|
if (mode == WAKE_MAGIC) {
|
|
|
|
DBG(KERN_DEBUG "GMAC: WOL Magic frame\n");
|
|
|
|
pmt |= power_down | magic_pkt_en;
|
|
|
|
} else if (mode == WAKE_UCAST) {
|
|
|
|
DBG(KERN_DEBUG "GMAC: WOL on global unicast\n");
|
|
|
|
pmt |= global_unicast;
|
|
|
|
}
|
|
|
|
|
|
|
|
writel(pmt, ioaddr + GMAC_PMT);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static void dwmac1000_irq_status(unsigned long ioaddr)
|
|
|
|
{
|
|
|
|
u32 intr_status = readl(ioaddr + GMAC_INT_STATUS);
|
|
|
|
|
|
|
|
/* Not used events (e.g. MMC interrupts) are not handled. */
|
|
|
|
if ((intr_status & mmc_tx_irq))
|
|
|
|
DBG(KERN_DEBUG "GMAC: MMC tx interrupt: 0x%08x\n",
|
|
|
|
readl(ioaddr + GMAC_MMC_TX_INTR));
|
|
|
|
if (unlikely(intr_status & mmc_rx_irq))
|
|
|
|
DBG(KERN_DEBUG "GMAC: MMC rx interrupt: 0x%08x\n",
|
|
|
|
readl(ioaddr + GMAC_MMC_RX_INTR));
|
|
|
|
if (unlikely(intr_status & mmc_rx_csum_offload_irq))
|
|
|
|
DBG(KERN_DEBUG "GMAC: MMC rx csum offload: 0x%08x\n",
|
|
|
|
readl(ioaddr + GMAC_MMC_RX_CSUM_OFFLOAD));
|
|
|
|
if (unlikely(intr_status & pmt_irq)) {
|
|
|
|
DBG(KERN_DEBUG "GMAC: received Magic frame\n");
|
|
|
|
/* clear the PMT bits 5 and 6 by reading the PMT
|
|
|
|
* status register. */
|
|
|
|
readl(ioaddr + GMAC_PMT);
|
|
|
|
}
|
|
|
|
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct stmmac_ops dwmac1000_ops = {
|
|
|
|
.core_init = dwmac1000_core_init,
|
|
|
|
.dump_regs = dwmac1000_dump_regs,
|
|
|
|
.host_irq_status = dwmac1000_irq_status,
|
|
|
|
.set_filter = dwmac1000_set_filter,
|
|
|
|
.flow_ctrl = dwmac1000_flow_ctrl,
|
|
|
|
.pmt = dwmac1000_pmt,
|
|
|
|
.set_umac_addr = dwmac1000_set_umac_addr,
|
|
|
|
.get_umac_addr = dwmac1000_get_umac_addr,
|
|
|
|
};
|
|
|
|
|
|
|
|
struct mac_device_info *dwmac1000_setup(unsigned long ioaddr)
|
|
|
|
{
|
|
|
|
struct mac_device_info *mac;
|
|
|
|
u32 uid = readl(ioaddr + GMAC_VERSION);
|
|
|
|
|
|
|
|
pr_info("\tDWMAC1000 - user ID: 0x%x, Synopsys ID: 0x%x\n",
|
|
|
|
((uid & 0x0000ff00) >> 8), (uid & 0x000000ff));
|
|
|
|
|
|
|
|
mac = kzalloc(sizeof(const struct mac_device_info), GFP_KERNEL);
|
|
|
|
|
|
|
|
mac->mac = &dwmac1000_ops;
|
|
|
|
mac->desc = &dwmac1000_desc_ops;
|
|
|
|
mac->dma = &dwmac1000_dma_ops;
|
|
|
|
|
|
|
|
mac->pmt = PMT_SUPPORTED;
|
|
|
|
mac->link.port = GMAC_CONTROL_PS;
|
|
|
|
mac->link.duplex = GMAC_CONTROL_DM;
|
|
|
|
mac->link.speed = GMAC_CONTROL_FES;
|
|
|
|
mac->mii.addr = GMAC_MII_ADDR;
|
|
|
|
mac->mii.data = GMAC_MII_DATA;
|
|
|
|
|
|
|
|
return mac;
|
|
|
|
}
|