2005-04-17 06:20:36 +08:00
|
|
|
/*
|
2005-08-29 08:18:39 +08:00
|
|
|
* sata_via.c - VIA Serial ATA controllers
|
|
|
|
*
|
|
|
|
* Maintained by: Jeff Garzik <jgarzik@pobox.com>
|
|
|
|
* Please ALWAYS copy linux-ide@vger.kernel.org
|
2007-10-26 12:03:37 +08:00
|
|
|
* on emails.
|
2005-08-29 08:18:39 +08:00
|
|
|
*
|
|
|
|
* Copyright 2003-2004 Red Hat, Inc. All rights reserved.
|
|
|
|
* Copyright 2003-2004 Jeff Garzik
|
|
|
|
*
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2, or (at your option)
|
|
|
|
* any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; see the file COPYING. If not, write to
|
|
|
|
* the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*
|
|
|
|
*
|
|
|
|
* libata documentation is available via 'make {ps|pdf}docs',
|
|
|
|
* as Documentation/DocBook/libata.*
|
|
|
|
*
|
|
|
|
* Hardware documentation available under NDA.
|
|
|
|
*
|
|
|
|
*
|
|
|
|
*
|
2005-04-17 06:20:36 +08:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/blkdev.h>
|
|
|
|
#include <linux/delay.h>
|
2005-10-31 03:39:11 +08:00
|
|
|
#include <linux/device.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
#include <scsi/scsi_host.h>
|
|
|
|
#include <linux/libata.h>
|
|
|
|
|
|
|
|
#define DRV_NAME "sata_via"
|
2007-08-31 16:54:06 +08:00
|
|
|
#define DRV_VERSION "2.3"
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
enum board_ids_enum {
|
|
|
|
vt6420,
|
|
|
|
vt6421,
|
|
|
|
};
|
|
|
|
|
|
|
|
enum {
|
|
|
|
SATA_CHAN_ENAB = 0x40, /* SATA channel enable */
|
|
|
|
SATA_INT_GATE = 0x41, /* SATA interrupt gating */
|
|
|
|
SATA_NATIVE_MODE = 0x42, /* Native mode enable */
|
2007-01-09 01:11:13 +08:00
|
|
|
PATA_UDMA_TIMING = 0xB3, /* PATA timing for DMA/ cable detect */
|
|
|
|
PATA_PIO_TIMING = 0xAB, /* PATA timing register */
|
2007-02-26 18:51:33 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
PORT0 = (1 << 1),
|
|
|
|
PORT1 = (1 << 0),
|
|
|
|
ALL_PORTS = PORT0 | PORT1,
|
|
|
|
|
|
|
|
NATIVE_MODE_ALL = (1 << 7) | (1 << 6) | (1 << 5) | (1 << 4),
|
|
|
|
|
|
|
|
SATA_EXT_PHY = (1 << 6), /* 0==use PATA, 1==ext phy */
|
|
|
|
};
|
|
|
|
|
2007-10-26 12:03:37 +08:00
|
|
|
static int svia_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
|
2007-07-16 13:29:40 +08:00
|
|
|
static int svia_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val);
|
|
|
|
static int svia_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val);
|
2007-01-25 19:46:59 +08:00
|
|
|
static void svia_noop_freeze(struct ata_port *ap);
|
2006-08-23 00:00:27 +08:00
|
|
|
static void vt6420_error_handler(struct ata_port *ap);
|
2007-03-09 20:24:15 +08:00
|
|
|
static int vt6421_pata_cable_detect(struct ata_port *ap);
|
2007-01-09 01:11:13 +08:00
|
|
|
static void vt6421_set_pio_mode(struct ata_port *ap, struct ata_device *adev);
|
|
|
|
static void vt6421_set_dma_mode(struct ata_port *ap, struct ata_device *adev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-11-11 00:04:11 +08:00
|
|
|
static const struct pci_device_id svia_pci_tbl[] = {
|
2007-01-16 11:55:04 +08:00
|
|
|
{ PCI_VDEVICE(VIA, 0x5337), vt6420 },
|
2006-09-29 08:21:59 +08:00
|
|
|
{ PCI_VDEVICE(VIA, 0x0591), vt6420 },
|
|
|
|
{ PCI_VDEVICE(VIA, 0x3149), vt6420 },
|
|
|
|
{ PCI_VDEVICE(VIA, 0x3249), vt6421 },
|
2007-05-25 17:02:06 +08:00
|
|
|
{ PCI_VDEVICE(VIA, 0x5287), vt6420 },
|
|
|
|
{ PCI_VDEVICE(VIA, 0x5372), vt6420 },
|
|
|
|
{ PCI_VDEVICE(VIA, 0x7372), vt6420 },
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
{ } /* terminate list */
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct pci_driver svia_pci_driver = {
|
|
|
|
.name = DRV_NAME,
|
|
|
|
.id_table = svia_pci_tbl,
|
|
|
|
.probe = svia_init_one,
|
2007-05-04 21:30:34 +08:00
|
|
|
#ifdef CONFIG_PM
|
|
|
|
.suspend = ata_pci_device_suspend,
|
|
|
|
.resume = ata_pci_device_resume,
|
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
.remove = ata_pci_remove_one,
|
|
|
|
};
|
|
|
|
|
2005-11-07 13:59:37 +08:00
|
|
|
static struct scsi_host_template svia_sht = {
|
2008-03-25 11:22:49 +08:00
|
|
|
ATA_BMDMA_SHT(DRV_NAME),
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
2006-08-23 00:00:27 +08:00
|
|
|
static const struct ata_port_operations vt6420_sata_ops = {
|
2008-03-25 11:22:48 +08:00
|
|
|
.mode_filter = ata_pci_default_filter,
|
|
|
|
|
2006-08-23 00:00:27 +08:00
|
|
|
.tf_load = ata_tf_load,
|
|
|
|
.tf_read = ata_tf_read,
|
|
|
|
.check_status = ata_check_status,
|
|
|
|
.exec_command = ata_exec_command,
|
|
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
|
|
.bmdma_start = ata_bmdma_start,
|
|
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
|
|
.bmdma_status = ata_bmdma_status,
|
|
|
|
|
|
|
|
.qc_prep = ata_qc_prep,
|
|
|
|
.qc_issue = ata_qc_issue_prot,
|
2007-02-01 14:06:36 +08:00
|
|
|
.data_xfer = ata_data_xfer,
|
2006-08-23 00:00:27 +08:00
|
|
|
|
2007-01-25 19:46:59 +08:00
|
|
|
.freeze = svia_noop_freeze,
|
2006-08-23 00:00:27 +08:00
|
|
|
.thaw = ata_bmdma_thaw,
|
|
|
|
.error_handler = vt6420_error_handler,
|
|
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
|
|
|
|
|
|
|
.irq_clear = ata_bmdma_irq_clear,
|
2007-01-26 15:27:58 +08:00
|
|
|
.irq_on = ata_irq_on,
|
2006-08-23 00:00:27 +08:00
|
|
|
|
2008-03-25 11:22:48 +08:00
|
|
|
.port_start = ata_sff_port_start,
|
2006-08-23 00:00:27 +08:00
|
|
|
};
|
|
|
|
|
2007-01-09 01:11:13 +08:00
|
|
|
static const struct ata_port_operations vt6421_pata_ops = {
|
|
|
|
.set_piomode = vt6421_set_pio_mode,
|
|
|
|
.set_dmamode = vt6421_set_dma_mode,
|
2008-03-25 11:22:48 +08:00
|
|
|
.mode_filter = ata_pci_default_filter,
|
2007-01-09 01:11:13 +08:00
|
|
|
|
|
|
|
.tf_load = ata_tf_load,
|
|
|
|
.tf_read = ata_tf_read,
|
|
|
|
.check_status = ata_check_status,
|
|
|
|
.exec_command = ata_exec_command,
|
|
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
|
|
.bmdma_start = ata_bmdma_start,
|
|
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
|
|
.bmdma_status = ata_bmdma_status,
|
|
|
|
|
|
|
|
.qc_prep = ata_qc_prep,
|
|
|
|
.qc_issue = ata_qc_issue_prot,
|
2007-02-01 14:06:36 +08:00
|
|
|
.data_xfer = ata_data_xfer,
|
2007-01-09 01:11:13 +08:00
|
|
|
|
|
|
|
.freeze = ata_bmdma_freeze,
|
|
|
|
.thaw = ata_bmdma_thaw,
|
2007-03-09 20:24:15 +08:00
|
|
|
.error_handler = ata_bmdma_error_handler,
|
2007-01-09 01:11:13 +08:00
|
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
2007-03-09 20:24:15 +08:00
|
|
|
.cable_detect = vt6421_pata_cable_detect,
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2007-01-09 01:11:13 +08:00
|
|
|
.irq_clear = ata_bmdma_irq_clear,
|
2007-01-26 15:27:58 +08:00
|
|
|
.irq_on = ata_irq_on,
|
2007-01-09 01:11:13 +08:00
|
|
|
|
2008-03-25 11:22:48 +08:00
|
|
|
.port_start = ata_sff_port_start,
|
2007-01-09 01:11:13 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
static const struct ata_port_operations vt6421_sata_ops = {
|
2008-03-25 11:22:48 +08:00
|
|
|
.mode_filter = ata_pci_default_filter,
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
.tf_load = ata_tf_load,
|
|
|
|
.tf_read = ata_tf_read,
|
|
|
|
.check_status = ata_check_status,
|
|
|
|
.exec_command = ata_exec_command,
|
|
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
|
|
.bmdma_start = ata_bmdma_start,
|
|
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
|
|
.bmdma_status = ata_bmdma_status,
|
|
|
|
|
|
|
|
.qc_prep = ata_qc_prep,
|
|
|
|
.qc_issue = ata_qc_issue_prot,
|
2007-02-01 14:06:36 +08:00
|
|
|
.data_xfer = ata_data_xfer,
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2006-06-16 14:13:53 +08:00
|
|
|
.freeze = ata_bmdma_freeze,
|
|
|
|
.thaw = ata_bmdma_thaw,
|
2007-03-09 20:24:15 +08:00
|
|
|
.error_handler = ata_bmdma_error_handler,
|
2006-06-16 14:13:53 +08:00
|
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
.irq_clear = ata_bmdma_irq_clear,
|
2007-01-26 15:27:58 +08:00
|
|
|
.irq_on = ata_irq_on,
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
.scr_read = svia_scr_read,
|
|
|
|
.scr_write = svia_scr_write,
|
|
|
|
|
2008-03-25 11:22:48 +08:00
|
|
|
.port_start = ata_sff_port_start,
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
static const struct ata_port_info vt6420_port_info = {
|
2006-08-24 15:19:22 +08:00
|
|
|
.flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY,
|
2005-04-17 06:20:36 +08:00
|
|
|
.pio_mask = 0x1f,
|
|
|
|
.mwdma_mask = 0x07,
|
2007-07-10 00:16:50 +08:00
|
|
|
.udma_mask = ATA_UDMA6,
|
2006-08-23 00:00:27 +08:00
|
|
|
.port_ops = &vt6420_sata_ops,
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
static struct ata_port_info vt6421_sport_info = {
|
|
|
|
.flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY,
|
|
|
|
.pio_mask = 0x1f,
|
|
|
|
.mwdma_mask = 0x07,
|
2007-07-10 00:16:50 +08:00
|
|
|
.udma_mask = ATA_UDMA6,
|
2007-04-17 22:44:07 +08:00
|
|
|
.port_ops = &vt6421_sata_ops,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct ata_port_info vt6421_pport_info = {
|
|
|
|
.flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_NO_LEGACY,
|
|
|
|
.pio_mask = 0x1f,
|
|
|
|
.mwdma_mask = 0,
|
2007-07-10 00:16:50 +08:00
|
|
|
.udma_mask = ATA_UDMA6,
|
2007-04-17 22:44:07 +08:00
|
|
|
.port_ops = &vt6421_pata_ops,
|
|
|
|
};
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
MODULE_AUTHOR("Jeff Garzik");
|
|
|
|
MODULE_DESCRIPTION("SCSI low-level driver for VIA SATA controllers");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_DEVICE_TABLE(pci, svia_pci_tbl);
|
|
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
|
2007-07-16 13:29:40 +08:00
|
|
|
static int svia_scr_read(struct ata_port *ap, unsigned int sc_reg, u32 *val)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
if (sc_reg > SCR_CONTROL)
|
2007-07-16 13:29:40 +08:00
|
|
|
return -EINVAL;
|
|
|
|
*val = ioread32(ap->ioaddr.scr_addr + (4 * sc_reg));
|
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2007-07-16 13:29:40 +08:00
|
|
|
static int svia_scr_write(struct ata_port *ap, unsigned int sc_reg, u32 val)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
if (sc_reg > SCR_CONTROL)
|
2007-07-16 13:29:40 +08:00
|
|
|
return -EINVAL;
|
2007-02-01 14:06:36 +08:00
|
|
|
iowrite32(val, ap->ioaddr.scr_addr + (4 * sc_reg));
|
2007-07-16 13:29:40 +08:00
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2007-01-25 19:46:59 +08:00
|
|
|
static void svia_noop_freeze(struct ata_port *ap)
|
|
|
|
{
|
|
|
|
/* Some VIA controllers choke if ATA_NIEN is manipulated in
|
|
|
|
* certain way. Leave it alone and just clear pending IRQ.
|
|
|
|
*/
|
|
|
|
ata_chk_status(ap);
|
2007-01-26 13:57:31 +08:00
|
|
|
ata_bmdma_irq_clear(ap);
|
2007-01-25 19:46:59 +08:00
|
|
|
}
|
|
|
|
|
2006-08-23 00:00:27 +08:00
|
|
|
/**
|
|
|
|
* vt6420_prereset - prereset for vt6420
|
2007-08-06 17:36:23 +08:00
|
|
|
* @link: target ATA link
|
libata: add deadline support to prereset and reset methods
Add @deadline to prereset and reset methods and make them honor it.
ata_wait_ready() which directly takes @deadline is implemented to be
used as the wait function. This patch is in preparation for EH timing
improvements.
* ata_wait_ready() never does busy sleep. It's only used from EH and
no wait in EH is that urgent. This function also prints 'be
patient' message automatically after 5 secs of waiting if more than
3 secs is remaining till deadline.
* ata_bus_post_reset() now fails with error code if any of its wait
fails. This is important because earlier reset tries will have
shorter timeout than the spec requires. If a device fails to
respond before the short timeout, reset should be retried with
longer timeout rather than silently ignoring the device.
There are three behavior differences.
1. Timeout is applied to both devices at once, not separately. This
is more consistent with what the spec says.
2. When a device passes devchk but fails to become ready before
deadline. Previouly, post_reset would just succeed and let
device classification remove the device. New code fails the
reset thus causing reset retry. After a few times, EH will give
up disabling the port.
3. When slave device passes devchk but fails to become accessible
(TF-wise) after reset. Original code disables dev1 after 30s
timeout and continues as if the device doesn't exist, while the
patched code fails reset. When this happens, new code fails
reset on whole port rather than proceeding with only the primary
device.
If the failing device is suffering transient problems, new code
retries reset which is a better behavior. If the failing device is
actually broken, the net effect is identical to it, but not to the
other device sharing the channel. In the previous code, reset would
have succeeded after 30s thus detecting the working one. In the new
code, reset fails and whole port gets disabled. IMO, it's a
pathological case anyway (broken device sharing bus with working
one) and doesn't really matter.
* ata_bus_softreset() is changed to return error code from
ata_bus_post_reset(). It used to return 0 unconditionally.
* Spin up waiting is to be removed and not converted to honor
deadline.
* To be on the safe side, deadline is set to 40s for the time being.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-02-02 15:50:52 +08:00
|
|
|
* @deadline: deadline jiffies for the operation
|
2006-08-23 00:00:27 +08:00
|
|
|
*
|
|
|
|
* SCR registers on vt6420 are pieces of shit and may hang the
|
|
|
|
* whole machine completely if accessed with the wrong timing.
|
|
|
|
* To avoid such catastrophe, vt6420 doesn't provide generic SCR
|
|
|
|
* access operations, but uses SStatus and SControl only during
|
|
|
|
* boot probing in controlled way.
|
|
|
|
*
|
|
|
|
* As the old (pre EH update) probing code is proven to work, we
|
|
|
|
* strictly follow the access pattern.
|
|
|
|
*
|
|
|
|
* LOCKING:
|
|
|
|
* Kernel thread context (may sleep)
|
|
|
|
*
|
|
|
|
* RETURNS:
|
|
|
|
* 0 on success, -errno otherwise.
|
|
|
|
*/
|
2007-08-06 17:36:23 +08:00
|
|
|
static int vt6420_prereset(struct ata_link *link, unsigned long deadline)
|
2006-08-23 00:00:27 +08:00
|
|
|
{
|
2007-08-06 17:36:23 +08:00
|
|
|
struct ata_port *ap = link->ap;
|
2007-08-06 17:36:22 +08:00
|
|
|
struct ata_eh_context *ehc = &ap->link.eh_context;
|
2006-08-23 00:00:27 +08:00
|
|
|
unsigned long timeout = jiffies + (HZ * 5);
|
|
|
|
u32 sstatus, scontrol;
|
|
|
|
int online;
|
|
|
|
|
|
|
|
/* don't do any SCR stuff if we're not loading */
|
2006-11-08 20:46:02 +08:00
|
|
|
if (!(ap->pflags & ATA_PFLAG_LOADING))
|
2006-08-23 00:00:27 +08:00
|
|
|
goto skip_scr;
|
|
|
|
|
2007-05-28 20:17:06 +08:00
|
|
|
/* Resume phy. This is the old SATA resume sequence */
|
2006-08-23 00:00:27 +08:00
|
|
|
svia_scr_write(ap, SCR_CONTROL, 0x300);
|
2007-07-16 13:29:40 +08:00
|
|
|
svia_scr_read(ap, SCR_CONTROL, &scontrol); /* flush */
|
2006-08-23 00:00:27 +08:00
|
|
|
|
|
|
|
/* wait for phy to become ready, if necessary */
|
|
|
|
do {
|
|
|
|
msleep(200);
|
2007-07-16 13:29:40 +08:00
|
|
|
svia_scr_read(ap, SCR_STATUS, &sstatus);
|
|
|
|
if ((sstatus & 0xf) != 1)
|
2006-08-23 00:00:27 +08:00
|
|
|
break;
|
|
|
|
} while (time_before(jiffies, timeout));
|
|
|
|
|
|
|
|
/* open code sata_print_link_status() */
|
2007-07-16 13:29:40 +08:00
|
|
|
svia_scr_read(ap, SCR_STATUS, &sstatus);
|
|
|
|
svia_scr_read(ap, SCR_CONTROL, &scontrol);
|
2006-08-23 00:00:27 +08:00
|
|
|
|
|
|
|
online = (sstatus & 0xf) == 0x3;
|
|
|
|
|
|
|
|
ata_port_printk(ap, KERN_INFO,
|
|
|
|
"SATA link %s 1.5 Gbps (SStatus %X SControl %X)\n",
|
|
|
|
online ? "up" : "down", sstatus, scontrol);
|
|
|
|
|
|
|
|
/* SStatus is read one more time */
|
2007-07-16 13:29:40 +08:00
|
|
|
svia_scr_read(ap, SCR_STATUS, &sstatus);
|
2006-08-23 00:00:27 +08:00
|
|
|
|
|
|
|
if (!online) {
|
|
|
|
/* tell EH to bail */
|
libata: prefer hardreset
When both soft and hard resets are available, libata preferred
softreset till now. The logic behind it was to be softer to devices;
however, this doesn't really help much. Rationales for the change:
* BIOS may freeze lock certain things during boot and softreset can't
unlock those. This by itself is okay but during operation PHY event
or other error conditions can trigger hardreset and the device may
end up with different configuration.
For example, after a hardreset, previously unlockable HPA can be
unlocked resulting in different device size and thus revalidation
failure. Similar condition can occur during or after resume.
* Certain ATAPI devices require hardreset to recover after certain
error conditions. On PATA, this is done by issuing the DEVICE RESET
command. On SATA, COMRESET has equivalent effect. The problem is
that DEVICE RESET needs its own execution protocol.
For SFF controllers with bare TF access, it can be easily
implemented but more advanced controllers (e.g. ahci and sata_sil24)
require specialized implementations. Simply using hardreset solves
the problem nicely.
* COMRESET initialization sequence is the norm in SATA land and many
SATA devices don't work properly if only SRST is used. For example,
some PMPs behave this way and libata works around by always issuing
hardreset if the host supports PMP.
Like the above example, libata has developed a number of mechanisms
aiming to promote softreset to hardreset if softreset is not going
to work. This approach is time consuming and error prone.
Also, note that, dependingon how you read the specs, it could be
argued that PMP fan-out ports require COMRESET to start operation.
In fact, all the PMPs on the market except one don't work properly
if COMRESET is not issued to fan-out ports after PMP reset.
* COMRESET is an integral part of SATA connection and any working
device should be able to handle COMRESET properly. After all, it's
the way to signal hardreset during reboot. This is the most used
and recommended (at least by the ahci spec) method of resetting
devices.
So, this patch makes libata prefer hardreset over softreset by making
the following changes.
* Rename ATA_EH_RESET_MASK to ATA_EH_RESET and use it whereever
ATA_EH_{SOFT|HARD}RESET used to be used. ATA_EH_{SOFT|HARD}RESET is
now only used to tell prereset whether soft or hard reset will be
issued.
* Strip out now unneeded promote-to-hardreset logics from
ata_eh_reset(), ata_std_prereset(), sata_pmp_std_prereset() and
other places.
Signed-off-by: Tejun Heo <htejun@gmail.com>
2008-01-23 23:05:14 +08:00
|
|
|
ehc->i.action &= ~ATA_EH_RESET;
|
2006-08-23 00:00:27 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
skip_scr:
|
|
|
|
/* wait for !BSY */
|
libata: add deadline support to prereset and reset methods
Add @deadline to prereset and reset methods and make them honor it.
ata_wait_ready() which directly takes @deadline is implemented to be
used as the wait function. This patch is in preparation for EH timing
improvements.
* ata_wait_ready() never does busy sleep. It's only used from EH and
no wait in EH is that urgent. This function also prints 'be
patient' message automatically after 5 secs of waiting if more than
3 secs is remaining till deadline.
* ata_bus_post_reset() now fails with error code if any of its wait
fails. This is important because earlier reset tries will have
shorter timeout than the spec requires. If a device fails to
respond before the short timeout, reset should be retried with
longer timeout rather than silently ignoring the device.
There are three behavior differences.
1. Timeout is applied to both devices at once, not separately. This
is more consistent with what the spec says.
2. When a device passes devchk but fails to become ready before
deadline. Previouly, post_reset would just succeed and let
device classification remove the device. New code fails the
reset thus causing reset retry. After a few times, EH will give
up disabling the port.
3. When slave device passes devchk but fails to become accessible
(TF-wise) after reset. Original code disables dev1 after 30s
timeout and continues as if the device doesn't exist, while the
patched code fails reset. When this happens, new code fails
reset on whole port rather than proceeding with only the primary
device.
If the failing device is suffering transient problems, new code
retries reset which is a better behavior. If the failing device is
actually broken, the net effect is identical to it, but not to the
other device sharing the channel. In the previous code, reset would
have succeeded after 30s thus detecting the working one. In the new
code, reset fails and whole port gets disabled. IMO, it's a
pathological case anyway (broken device sharing bus with working
one) and doesn't really matter.
* ata_bus_softreset() is changed to return error code from
ata_bus_post_reset(). It used to return 0 unconditionally.
* Spin up waiting is to be removed and not converted to honor
deadline.
* To be on the safe side, deadline is set to 40s for the time being.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-02-02 15:50:52 +08:00
|
|
|
ata_wait_ready(ap, deadline);
|
2006-08-23 00:00:27 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void vt6420_error_handler(struct ata_port *ap)
|
|
|
|
{
|
2008-02-14 13:14:11 +08:00
|
|
|
ata_bmdma_drive_eh(ap, vt6420_prereset, ata_std_softreset, NULL,
|
|
|
|
ata_std_postreset);
|
2006-08-23 00:00:27 +08:00
|
|
|
}
|
|
|
|
|
2007-03-09 20:24:15 +08:00
|
|
|
static int vt6421_pata_cable_detect(struct ata_port *ap)
|
2007-01-09 01:11:13 +08:00
|
|
|
{
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
u8 tmp;
|
|
|
|
|
|
|
|
pci_read_config_byte(pdev, PATA_UDMA_TIMING, &tmp);
|
|
|
|
if (tmp & 0x10)
|
2007-03-09 20:24:15 +08:00
|
|
|
return ATA_CBL_PATA40;
|
|
|
|
return ATA_CBL_PATA80;
|
2007-01-09 01:11:13 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void vt6421_set_pio_mode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
static const u8 pio_bits[] = { 0xA8, 0x65, 0x65, 0x31, 0x20 };
|
|
|
|
pci_write_config_byte(pdev, PATA_PIO_TIMING, pio_bits[adev->pio_mode - XFER_PIO_0]);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void vt6421_set_dma_mode(struct ata_port *ap, struct ata_device *adev)
|
|
|
|
{
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
static const u8 udma_bits[] = { 0xEE, 0xE8, 0xE6, 0xE4, 0xE2, 0xE1, 0xE0, 0xE0 };
|
2007-09-01 06:55:21 +08:00
|
|
|
pci_write_config_byte(pdev, PATA_UDMA_TIMING, udma_bits[adev->dma_mode - XFER_UDMA_0]);
|
2007-01-09 01:11:13 +08:00
|
|
|
}
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
static const unsigned int svia_bar_sizes[] = {
|
|
|
|
8, 4, 8, 4, 16, 256
|
|
|
|
};
|
|
|
|
|
|
|
|
static const unsigned int vt6421_bar_sizes[] = {
|
|
|
|
16, 16, 16, 16, 32, 128
|
|
|
|
};
|
|
|
|
|
2007-10-26 12:03:37 +08:00
|
|
|
static void __iomem *svia_scr_addr(void __iomem *addr, unsigned int port)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
return addr + (port * 128);
|
|
|
|
}
|
|
|
|
|
2007-10-26 12:03:37 +08:00
|
|
|
static void __iomem *vt6421_scr_addr(void __iomem *addr, unsigned int port)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
return addr + (port * 64);
|
|
|
|
}
|
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
static void vt6421_init_addrs(struct ata_port *ap)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2007-04-17 22:44:07 +08:00
|
|
|
void __iomem * const * iomap = ap->host->iomap;
|
|
|
|
void __iomem *reg_addr = iomap[ap->port_no];
|
|
|
|
void __iomem *bmdma_addr = iomap[4] + (ap->port_no * 8);
|
|
|
|
struct ata_ioports *ioaddr = &ap->ioaddr;
|
|
|
|
|
|
|
|
ioaddr->cmd_addr = reg_addr;
|
|
|
|
ioaddr->altstatus_addr =
|
|
|
|
ioaddr->ctl_addr = (void __iomem *)
|
2007-02-01 14:06:36 +08:00
|
|
|
((unsigned long)(reg_addr + 8) | ATA_PCI_CTL_OFS);
|
2007-04-17 22:44:07 +08:00
|
|
|
ioaddr->bmdma_addr = bmdma_addr;
|
|
|
|
ioaddr->scr_addr = vt6421_scr_addr(iomap[5], ap->port_no);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
ata_std_ports(ioaddr);
|
2007-08-18 12:14:55 +08:00
|
|
|
|
|
|
|
ata_port_pbar_desc(ap, ap->port_no, -1, "port");
|
|
|
|
ata_port_pbar_desc(ap, 4, ap->port_no * 8, "bmdma");
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
static int vt6420_prepare_host(struct pci_dev *pdev, struct ata_host **r_host)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2007-04-17 22:44:07 +08:00
|
|
|
const struct ata_port_info *ppi[] = { &vt6420_port_info, NULL };
|
|
|
|
struct ata_host *host;
|
|
|
|
int rc;
|
2006-12-12 00:14:06 +08:00
|
|
|
|
2007-07-04 17:02:07 +08:00
|
|
|
rc = ata_pci_prepare_sff_host(pdev, ppi, &host);
|
2007-04-17 22:44:07 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
*r_host = host;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
rc = pcim_iomap_regions(pdev, 1 << 5, DRV_NAME);
|
|
|
|
if (rc) {
|
2007-02-20 19:01:53 +08:00
|
|
|
dev_printk(KERN_ERR, &pdev->dev, "failed to iomap PCI BAR 5\n");
|
2007-04-17 22:44:07 +08:00
|
|
|
return rc;
|
2007-02-20 19:01:53 +08:00
|
|
|
}
|
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
host->ports[0]->ioaddr.scr_addr = svia_scr_addr(host->iomap[5], 0);
|
|
|
|
host->ports[1]->ioaddr.scr_addr = svia_scr_addr(host->iomap[5], 1);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
static int vt6421_prepare_host(struct pci_dev *pdev, struct ata_host **r_host)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2007-04-17 22:44:07 +08:00
|
|
|
const struct ata_port_info *ppi[] =
|
|
|
|
{ &vt6421_sport_info, &vt6421_sport_info, &vt6421_pport_info };
|
|
|
|
struct ata_host *host;
|
|
|
|
int i, rc;
|
|
|
|
|
|
|
|
*r_host = host = ata_host_alloc_pinfo(&pdev->dev, ppi, ARRAY_SIZE(ppi));
|
|
|
|
if (!host) {
|
|
|
|
dev_printk(KERN_ERR, &pdev->dev, "failed to allocate host\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2007-05-17 19:37:12 +08:00
|
|
|
rc = pcim_iomap_regions(pdev, 0x3f, DRV_NAME);
|
2007-04-17 22:44:07 +08:00
|
|
|
if (rc) {
|
|
|
|
dev_printk(KERN_ERR, &pdev->dev, "failed to request/iomap "
|
|
|
|
"PCI BARs (errno=%d)\n", rc);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
host->iomap = pcim_iomap_table(pdev);
|
2007-02-20 19:01:53 +08:00
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
for (i = 0; i < host->n_ports; i++)
|
|
|
|
vt6421_init_addrs(host->ports[i]);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2007-04-17 22:44:07 +08:00
|
|
|
rc = pci_set_dma_mask(pdev, ATA_DMA_MASK);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void svia_configure(struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
u8 tmp8;
|
|
|
|
|
|
|
|
pci_read_config_byte(pdev, PCI_INTERRUPT_LINE, &tmp8);
|
2005-10-31 03:39:11 +08:00
|
|
|
dev_printk(KERN_INFO, &pdev->dev, "routed to hard irq line %d\n",
|
2005-04-17 06:20:36 +08:00
|
|
|
(int) (tmp8 & 0xf0) == 0xf0 ? 0 : tmp8 & 0x0f);
|
|
|
|
|
|
|
|
/* make sure SATA channels are enabled */
|
|
|
|
pci_read_config_byte(pdev, SATA_CHAN_ENAB, &tmp8);
|
|
|
|
if ((tmp8 & ALL_PORTS) != ALL_PORTS) {
|
2005-10-31 03:39:11 +08:00
|
|
|
dev_printk(KERN_DEBUG, &pdev->dev,
|
|
|
|
"enabling SATA channels (0x%x)\n",
|
2007-10-26 12:03:37 +08:00
|
|
|
(int) tmp8);
|
2005-04-17 06:20:36 +08:00
|
|
|
tmp8 |= ALL_PORTS;
|
|
|
|
pci_write_config_byte(pdev, SATA_CHAN_ENAB, tmp8);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* make sure interrupts for each channel sent to us */
|
|
|
|
pci_read_config_byte(pdev, SATA_INT_GATE, &tmp8);
|
|
|
|
if ((tmp8 & ALL_PORTS) != ALL_PORTS) {
|
2005-10-31 03:39:11 +08:00
|
|
|
dev_printk(KERN_DEBUG, &pdev->dev,
|
|
|
|
"enabling SATA channel interrupts (0x%x)\n",
|
2007-10-26 12:03:37 +08:00
|
|
|
(int) tmp8);
|
2005-04-17 06:20:36 +08:00
|
|
|
tmp8 |= ALL_PORTS;
|
|
|
|
pci_write_config_byte(pdev, SATA_INT_GATE, tmp8);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* make sure native mode is enabled */
|
|
|
|
pci_read_config_byte(pdev, SATA_NATIVE_MODE, &tmp8);
|
|
|
|
if ((tmp8 & NATIVE_MODE_ALL) != NATIVE_MODE_ALL) {
|
2005-10-31 03:39:11 +08:00
|
|
|
dev_printk(KERN_DEBUG, &pdev->dev,
|
|
|
|
"enabling SATA channel native mode (0x%x)\n",
|
2007-10-26 12:03:37 +08:00
|
|
|
(int) tmp8);
|
2005-04-17 06:20:36 +08:00
|
|
|
tmp8 |= NATIVE_MODE_ALL;
|
|
|
|
pci_write_config_byte(pdev, SATA_NATIVE_MODE, tmp8);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-10-26 12:03:37 +08:00
|
|
|
static int svia_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
static int printed_version;
|
|
|
|
unsigned int i;
|
|
|
|
int rc;
|
2007-04-17 22:44:07 +08:00
|
|
|
struct ata_host *host;
|
2005-04-17 06:20:36 +08:00
|
|
|
int board_id = (int) ent->driver_data;
|
2007-10-15 02:35:40 +08:00
|
|
|
const unsigned *bar_sizes;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if (!printed_version++)
|
2005-10-31 03:39:11 +08:00
|
|
|
dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2007-01-20 15:00:28 +08:00
|
|
|
rc = pcim_enable_device(pdev);
|
2005-04-17 06:20:36 +08:00
|
|
|
if (rc)
|
|
|
|
return rc;
|
|
|
|
|
2007-09-21 16:55:44 +08:00
|
|
|
if (board_id == vt6420)
|
2005-04-17 06:20:36 +08:00
|
|
|
bar_sizes = &svia_bar_sizes[0];
|
2007-09-21 16:55:44 +08:00
|
|
|
else
|
2005-04-17 06:20:36 +08:00
|
|
|
bar_sizes = &vt6421_bar_sizes[0];
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(svia_bar_sizes); i++)
|
|
|
|
if ((pci_resource_start(pdev, i) == 0) ||
|
|
|
|
(pci_resource_len(pdev, i) < bar_sizes[i])) {
|
2005-10-31 03:39:11 +08:00
|
|
|
dev_printk(KERN_ERR, &pdev->dev,
|
2006-06-13 06:20:16 +08:00
|
|
|
"invalid PCI BAR %u (sz 0x%llx, val 0x%llx)\n",
|
|
|
|
i,
|
2007-10-26 12:03:37 +08:00
|
|
|
(unsigned long long)pci_resource_start(pdev, i),
|
|
|
|
(unsigned long long)pci_resource_len(pdev, i));
|
2007-01-20 15:00:28 +08:00
|
|
|
return -ENODEV;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (board_id == vt6420)
|
2007-04-17 22:44:07 +08:00
|
|
|
rc = vt6420_prepare_host(pdev, &host);
|
2005-04-17 06:20:36 +08:00
|
|
|
else
|
2007-04-17 22:44:07 +08:00
|
|
|
rc = vt6421_prepare_host(pdev, &host);
|
|
|
|
if (rc)
|
|
|
|
return rc;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
svia_configure(pdev);
|
|
|
|
|
|
|
|
pci_set_master(pdev);
|
2007-04-17 22:44:07 +08:00
|
|
|
return ata_host_activate(host, pdev->irq, ata_interrupt, IRQF_SHARED,
|
|
|
|
&svia_sht);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int __init svia_init(void)
|
|
|
|
{
|
2006-08-10 17:13:18 +08:00
|
|
|
return pci_register_driver(&svia_pci_driver);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit svia_exit(void)
|
|
|
|
{
|
|
|
|
pci_unregister_driver(&svia_pci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
module_init(svia_init);
|
|
|
|
module_exit(svia_exit);
|