2005-04-17 06:20:36 +08:00
|
|
|
/*
|
|
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
|
|
* for more details.
|
|
|
|
*
|
|
|
|
* Copyright (C) 1996, 98, 99, 2000, 01 Ralf Baechle
|
|
|
|
*
|
|
|
|
* Multi-arch abstraction and asm macros for easier reading:
|
2011-04-05 05:15:29 +08:00
|
|
|
* Copyright (C) 1996 David S. Miller (davem@davemloft.net)
|
2005-04-17 06:20:36 +08:00
|
|
|
*
|
|
|
|
* Carsten Langgaard, carstenl@mips.com
|
|
|
|
* Copyright (C) 2000 MIPS Technologies, Inc.
|
|
|
|
* Copyright (C) 1999, 2001 Silicon Graphics, Inc.
|
|
|
|
*/
|
|
|
|
#include <asm/asm.h>
|
2015-06-22 19:20:59 +08:00
|
|
|
#include <asm/asmmacro.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
#include <asm/errno.h>
|
|
|
|
#include <asm/fpregdef.h>
|
|
|
|
#include <asm/mipsregs.h>
|
2005-09-10 04:32:31 +08:00
|
|
|
#include <asm/asm-offsets.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
#include <asm/regdef.h>
|
|
|
|
|
2014-11-07 21:13:54 +08:00
|
|
|
/* preprocessor replaces the fp in ".set fp=64" with $30 otherwise */
|
|
|
|
#undef fp
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
.macro EX insn, reg, src
|
|
|
|
.set push
|
2014-11-07 21:13:54 +08:00
|
|
|
SET_HARDFLOAT
|
2005-04-17 06:20:36 +08:00
|
|
|
.set nomacro
|
|
|
|
.ex\@: \insn \reg, \src
|
|
|
|
.set pop
|
|
|
|
.section __ex_table,"a"
|
|
|
|
PTR .ex\@, fault
|
|
|
|
.previous
|
|
|
|
.endm
|
|
|
|
|
|
|
|
.set noreorder
|
2005-05-31 19:49:19 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
LEAF(_save_fp_context)
|
2014-11-07 21:13:54 +08:00
|
|
|
.set push
|
|
|
|
SET_HARDFLOAT
|
2005-04-17 06:20:36 +08:00
|
|
|
cfc1 t1, fcr31
|
2014-11-07 21:13:54 +08:00
|
|
|
.set pop
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2014-11-25 18:08:45 +08:00
|
|
|
#if defined(CONFIG_64BIT) || defined(CONFIG_CPU_MIPS32_R2) || \
|
|
|
|
defined(CONFIG_CPU_MIPS32_R6)
|
2013-11-22 21:12:07 +08:00
|
|
|
.set push
|
2014-11-07 21:13:54 +08:00
|
|
|
SET_HARDFLOAT
|
2014-02-09 21:32:25 +08:00
|
|
|
#ifdef CONFIG_CPU_MIPS32_R2
|
2014-11-07 21:13:54 +08:00
|
|
|
.set mips32r2
|
|
|
|
.set fp=64
|
2013-11-22 21:12:07 +08:00
|
|
|
mfc0 t0, CP0_STATUS
|
|
|
|
sll t0, t0, 5
|
|
|
|
bgez t0, 1f # skip storing odd if FR=0
|
|
|
|
nop
|
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
/* Store the 16 odd double precision registers */
|
|
|
|
EX sdc1 $f1, SC_FPREGS+8(a0)
|
|
|
|
EX sdc1 $f3, SC_FPREGS+24(a0)
|
|
|
|
EX sdc1 $f5, SC_FPREGS+40(a0)
|
|
|
|
EX sdc1 $f7, SC_FPREGS+56(a0)
|
|
|
|
EX sdc1 $f9, SC_FPREGS+72(a0)
|
|
|
|
EX sdc1 $f11, SC_FPREGS+88(a0)
|
|
|
|
EX sdc1 $f13, SC_FPREGS+104(a0)
|
|
|
|
EX sdc1 $f15, SC_FPREGS+120(a0)
|
|
|
|
EX sdc1 $f17, SC_FPREGS+136(a0)
|
|
|
|
EX sdc1 $f19, SC_FPREGS+152(a0)
|
|
|
|
EX sdc1 $f21, SC_FPREGS+168(a0)
|
|
|
|
EX sdc1 $f23, SC_FPREGS+184(a0)
|
|
|
|
EX sdc1 $f25, SC_FPREGS+200(a0)
|
|
|
|
EX sdc1 $f27, SC_FPREGS+216(a0)
|
|
|
|
EX sdc1 $f29, SC_FPREGS+232(a0)
|
|
|
|
EX sdc1 $f31, SC_FPREGS+248(a0)
|
2013-11-22 21:12:07 +08:00
|
|
|
1: .set pop
|
2005-04-17 06:20:36 +08:00
|
|
|
#endif
|
|
|
|
|
2014-11-07 21:13:54 +08:00
|
|
|
.set push
|
|
|
|
SET_HARDFLOAT
|
2005-04-17 06:20:36 +08:00
|
|
|
/* Store the 16 even double precision registers */
|
|
|
|
EX sdc1 $f0, SC_FPREGS+0(a0)
|
|
|
|
EX sdc1 $f2, SC_FPREGS+16(a0)
|
|
|
|
EX sdc1 $f4, SC_FPREGS+32(a0)
|
|
|
|
EX sdc1 $f6, SC_FPREGS+48(a0)
|
|
|
|
EX sdc1 $f8, SC_FPREGS+64(a0)
|
|
|
|
EX sdc1 $f10, SC_FPREGS+80(a0)
|
|
|
|
EX sdc1 $f12, SC_FPREGS+96(a0)
|
|
|
|
EX sdc1 $f14, SC_FPREGS+112(a0)
|
|
|
|
EX sdc1 $f16, SC_FPREGS+128(a0)
|
|
|
|
EX sdc1 $f18, SC_FPREGS+144(a0)
|
|
|
|
EX sdc1 $f20, SC_FPREGS+160(a0)
|
|
|
|
EX sdc1 $f22, SC_FPREGS+176(a0)
|
|
|
|
EX sdc1 $f24, SC_FPREGS+192(a0)
|
|
|
|
EX sdc1 $f26, SC_FPREGS+208(a0)
|
|
|
|
EX sdc1 $f28, SC_FPREGS+224(a0)
|
|
|
|
EX sdc1 $f30, SC_FPREGS+240(a0)
|
|
|
|
EX sw t1, SC_FPC_CSR(a0)
|
|
|
|
jr ra
|
|
|
|
li v0, 0 # success
|
2014-11-07 21:13:54 +08:00
|
|
|
.set pop
|
2005-04-17 06:20:36 +08:00
|
|
|
END(_save_fp_context)
|
|
|
|
|
|
|
|
#ifdef CONFIG_MIPS32_COMPAT
|
|
|
|
/* Save 32-bit process floating point context */
|
|
|
|
LEAF(_save_fp_context32)
|
2014-11-07 21:13:54 +08:00
|
|
|
.set push
|
2015-03-28 01:00:03 +08:00
|
|
|
.set MIPS_ISA_ARCH_LEVEL_RAW
|
2014-11-07 21:13:54 +08:00
|
|
|
SET_HARDFLOAT
|
2005-04-17 06:20:36 +08:00
|
|
|
cfc1 t1, fcr31
|
|
|
|
|
2014-11-25 18:08:45 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPS64_R6
|
2013-11-22 21:12:07 +08:00
|
|
|
mfc0 t0, CP0_STATUS
|
|
|
|
sll t0, t0, 5
|
|
|
|
bgez t0, 1f # skip storing odd if FR=0
|
|
|
|
nop
|
2014-11-25 18:08:45 +08:00
|
|
|
#endif
|
2013-11-22 21:12:07 +08:00
|
|
|
|
|
|
|
/* Store the 16 odd double precision registers */
|
|
|
|
EX sdc1 $f1, SC32_FPREGS+8(a0)
|
|
|
|
EX sdc1 $f3, SC32_FPREGS+24(a0)
|
|
|
|
EX sdc1 $f5, SC32_FPREGS+40(a0)
|
|
|
|
EX sdc1 $f7, SC32_FPREGS+56(a0)
|
|
|
|
EX sdc1 $f9, SC32_FPREGS+72(a0)
|
|
|
|
EX sdc1 $f11, SC32_FPREGS+88(a0)
|
|
|
|
EX sdc1 $f13, SC32_FPREGS+104(a0)
|
|
|
|
EX sdc1 $f15, SC32_FPREGS+120(a0)
|
|
|
|
EX sdc1 $f17, SC32_FPREGS+136(a0)
|
|
|
|
EX sdc1 $f19, SC32_FPREGS+152(a0)
|
|
|
|
EX sdc1 $f21, SC32_FPREGS+168(a0)
|
|
|
|
EX sdc1 $f23, SC32_FPREGS+184(a0)
|
|
|
|
EX sdc1 $f25, SC32_FPREGS+200(a0)
|
|
|
|
EX sdc1 $f27, SC32_FPREGS+216(a0)
|
|
|
|
EX sdc1 $f29, SC32_FPREGS+232(a0)
|
|
|
|
EX sdc1 $f31, SC32_FPREGS+248(a0)
|
|
|
|
|
|
|
|
/* Store the 16 even double precision registers */
|
|
|
|
1: EX sdc1 $f0, SC32_FPREGS+0(a0)
|
2005-04-17 06:20:36 +08:00
|
|
|
EX sdc1 $f2, SC32_FPREGS+16(a0)
|
|
|
|
EX sdc1 $f4, SC32_FPREGS+32(a0)
|
|
|
|
EX sdc1 $f6, SC32_FPREGS+48(a0)
|
|
|
|
EX sdc1 $f8, SC32_FPREGS+64(a0)
|
|
|
|
EX sdc1 $f10, SC32_FPREGS+80(a0)
|
|
|
|
EX sdc1 $f12, SC32_FPREGS+96(a0)
|
|
|
|
EX sdc1 $f14, SC32_FPREGS+112(a0)
|
|
|
|
EX sdc1 $f16, SC32_FPREGS+128(a0)
|
|
|
|
EX sdc1 $f18, SC32_FPREGS+144(a0)
|
|
|
|
EX sdc1 $f20, SC32_FPREGS+160(a0)
|
|
|
|
EX sdc1 $f22, SC32_FPREGS+176(a0)
|
|
|
|
EX sdc1 $f24, SC32_FPREGS+192(a0)
|
|
|
|
EX sdc1 $f26, SC32_FPREGS+208(a0)
|
|
|
|
EX sdc1 $f28, SC32_FPREGS+224(a0)
|
|
|
|
EX sdc1 $f30, SC32_FPREGS+240(a0)
|
|
|
|
EX sw t1, SC32_FPC_CSR(a0)
|
|
|
|
cfc1 t0, $0 # implementation/version
|
|
|
|
EX sw t0, SC32_FPC_EIR(a0)
|
2014-11-07 21:13:54 +08:00
|
|
|
.set pop
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
jr ra
|
|
|
|
li v0, 0 # success
|
|
|
|
END(_save_fp_context32)
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Restore FPU state:
|
|
|
|
* - fp gp registers
|
|
|
|
* - cp1 status/control register
|
|
|
|
*/
|
|
|
|
LEAF(_restore_fp_context)
|
2014-02-07 22:31:33 +08:00
|
|
|
EX lw t1, SC_FPC_CSR(a0)
|
2013-11-22 21:12:07 +08:00
|
|
|
|
2014-11-25 18:08:45 +08:00
|
|
|
#if defined(CONFIG_64BIT) || defined(CONFIG_CPU_MIPS32_R2) || \
|
|
|
|
defined(CONFIG_CPU_MIPS32_R6)
|
2013-11-22 21:12:07 +08:00
|
|
|
.set push
|
2014-11-07 21:13:54 +08:00
|
|
|
SET_HARDFLOAT
|
2014-02-09 21:32:25 +08:00
|
|
|
#ifdef CONFIG_CPU_MIPS32_R2
|
2014-11-07 21:13:54 +08:00
|
|
|
.set mips32r2
|
|
|
|
.set fp=64
|
2013-11-22 21:12:07 +08:00
|
|
|
mfc0 t0, CP0_STATUS
|
|
|
|
sll t0, t0, 5
|
|
|
|
bgez t0, 1f # skip loading odd if FR=0
|
|
|
|
nop
|
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
EX ldc1 $f1, SC_FPREGS+8(a0)
|
|
|
|
EX ldc1 $f3, SC_FPREGS+24(a0)
|
|
|
|
EX ldc1 $f5, SC_FPREGS+40(a0)
|
|
|
|
EX ldc1 $f7, SC_FPREGS+56(a0)
|
|
|
|
EX ldc1 $f9, SC_FPREGS+72(a0)
|
|
|
|
EX ldc1 $f11, SC_FPREGS+88(a0)
|
|
|
|
EX ldc1 $f13, SC_FPREGS+104(a0)
|
|
|
|
EX ldc1 $f15, SC_FPREGS+120(a0)
|
|
|
|
EX ldc1 $f17, SC_FPREGS+136(a0)
|
|
|
|
EX ldc1 $f19, SC_FPREGS+152(a0)
|
|
|
|
EX ldc1 $f21, SC_FPREGS+168(a0)
|
|
|
|
EX ldc1 $f23, SC_FPREGS+184(a0)
|
|
|
|
EX ldc1 $f25, SC_FPREGS+200(a0)
|
|
|
|
EX ldc1 $f27, SC_FPREGS+216(a0)
|
|
|
|
EX ldc1 $f29, SC_FPREGS+232(a0)
|
|
|
|
EX ldc1 $f31, SC_FPREGS+248(a0)
|
2013-11-22 21:12:07 +08:00
|
|
|
1: .set pop
|
2005-04-17 06:20:36 +08:00
|
|
|
#endif
|
2014-11-07 21:13:54 +08:00
|
|
|
.set push
|
|
|
|
SET_HARDFLOAT
|
2005-04-17 06:20:36 +08:00
|
|
|
EX ldc1 $f0, SC_FPREGS+0(a0)
|
|
|
|
EX ldc1 $f2, SC_FPREGS+16(a0)
|
|
|
|
EX ldc1 $f4, SC_FPREGS+32(a0)
|
|
|
|
EX ldc1 $f6, SC_FPREGS+48(a0)
|
|
|
|
EX ldc1 $f8, SC_FPREGS+64(a0)
|
|
|
|
EX ldc1 $f10, SC_FPREGS+80(a0)
|
|
|
|
EX ldc1 $f12, SC_FPREGS+96(a0)
|
|
|
|
EX ldc1 $f14, SC_FPREGS+112(a0)
|
|
|
|
EX ldc1 $f16, SC_FPREGS+128(a0)
|
|
|
|
EX ldc1 $f18, SC_FPREGS+144(a0)
|
|
|
|
EX ldc1 $f20, SC_FPREGS+160(a0)
|
|
|
|
EX ldc1 $f22, SC_FPREGS+176(a0)
|
|
|
|
EX ldc1 $f24, SC_FPREGS+192(a0)
|
|
|
|
EX ldc1 $f26, SC_FPREGS+208(a0)
|
|
|
|
EX ldc1 $f28, SC_FPREGS+224(a0)
|
|
|
|
EX ldc1 $f30, SC_FPREGS+240(a0)
|
2014-02-07 22:31:33 +08:00
|
|
|
ctc1 t1, fcr31
|
2014-11-07 21:13:54 +08:00
|
|
|
.set pop
|
2005-04-17 06:20:36 +08:00
|
|
|
jr ra
|
|
|
|
li v0, 0 # success
|
|
|
|
END(_restore_fp_context)
|
|
|
|
|
|
|
|
#ifdef CONFIG_MIPS32_COMPAT
|
|
|
|
LEAF(_restore_fp_context32)
|
|
|
|
/* Restore an o32 sigcontext. */
|
2014-11-07 21:13:54 +08:00
|
|
|
.set push
|
|
|
|
SET_HARDFLOAT
|
2014-02-07 22:31:33 +08:00
|
|
|
EX lw t1, SC32_FPC_CSR(a0)
|
2013-11-22 21:12:07 +08:00
|
|
|
|
2014-11-25 18:08:45 +08:00
|
|
|
#ifndef CONFIG_CPU_MIPS64_R6
|
2013-11-22 21:12:07 +08:00
|
|
|
mfc0 t0, CP0_STATUS
|
|
|
|
sll t0, t0, 5
|
|
|
|
bgez t0, 1f # skip loading odd if FR=0
|
|
|
|
nop
|
2014-11-25 18:08:45 +08:00
|
|
|
#endif
|
2013-11-22 21:12:07 +08:00
|
|
|
|
|
|
|
EX ldc1 $f1, SC32_FPREGS+8(a0)
|
|
|
|
EX ldc1 $f3, SC32_FPREGS+24(a0)
|
|
|
|
EX ldc1 $f5, SC32_FPREGS+40(a0)
|
|
|
|
EX ldc1 $f7, SC32_FPREGS+56(a0)
|
|
|
|
EX ldc1 $f9, SC32_FPREGS+72(a0)
|
|
|
|
EX ldc1 $f11, SC32_FPREGS+88(a0)
|
|
|
|
EX ldc1 $f13, SC32_FPREGS+104(a0)
|
|
|
|
EX ldc1 $f15, SC32_FPREGS+120(a0)
|
|
|
|
EX ldc1 $f17, SC32_FPREGS+136(a0)
|
|
|
|
EX ldc1 $f19, SC32_FPREGS+152(a0)
|
|
|
|
EX ldc1 $f21, SC32_FPREGS+168(a0)
|
|
|
|
EX ldc1 $f23, SC32_FPREGS+184(a0)
|
|
|
|
EX ldc1 $f25, SC32_FPREGS+200(a0)
|
|
|
|
EX ldc1 $f27, SC32_FPREGS+216(a0)
|
|
|
|
EX ldc1 $f29, SC32_FPREGS+232(a0)
|
|
|
|
EX ldc1 $f31, SC32_FPREGS+248(a0)
|
|
|
|
|
|
|
|
1: EX ldc1 $f0, SC32_FPREGS+0(a0)
|
2005-04-17 06:20:36 +08:00
|
|
|
EX ldc1 $f2, SC32_FPREGS+16(a0)
|
|
|
|
EX ldc1 $f4, SC32_FPREGS+32(a0)
|
|
|
|
EX ldc1 $f6, SC32_FPREGS+48(a0)
|
|
|
|
EX ldc1 $f8, SC32_FPREGS+64(a0)
|
|
|
|
EX ldc1 $f10, SC32_FPREGS+80(a0)
|
|
|
|
EX ldc1 $f12, SC32_FPREGS+96(a0)
|
|
|
|
EX ldc1 $f14, SC32_FPREGS+112(a0)
|
|
|
|
EX ldc1 $f16, SC32_FPREGS+128(a0)
|
|
|
|
EX ldc1 $f18, SC32_FPREGS+144(a0)
|
|
|
|
EX ldc1 $f20, SC32_FPREGS+160(a0)
|
|
|
|
EX ldc1 $f22, SC32_FPREGS+176(a0)
|
|
|
|
EX ldc1 $f24, SC32_FPREGS+192(a0)
|
|
|
|
EX ldc1 $f26, SC32_FPREGS+208(a0)
|
|
|
|
EX ldc1 $f28, SC32_FPREGS+224(a0)
|
|
|
|
EX ldc1 $f30, SC32_FPREGS+240(a0)
|
2014-02-07 22:31:33 +08:00
|
|
|
ctc1 t1, fcr31
|
2005-04-17 06:20:36 +08:00
|
|
|
jr ra
|
|
|
|
li v0, 0 # success
|
2014-11-07 21:13:54 +08:00
|
|
|
.set pop
|
2005-04-17 06:20:36 +08:00
|
|
|
END(_restore_fp_context32)
|
|
|
|
#endif
|
|
|
|
|
2015-06-22 19:20:59 +08:00
|
|
|
#ifdef CONFIG_CPU_HAS_MSA
|
|
|
|
|
|
|
|
.macro op_one_wr op, idx, base
|
|
|
|
.align 4
|
|
|
|
\idx: \op \idx, 0, \base
|
|
|
|
jr ra
|
|
|
|
nop
|
|
|
|
.endm
|
|
|
|
|
|
|
|
.macro op_msa_wr name, op
|
|
|
|
LEAF(\name)
|
|
|
|
.set push
|
|
|
|
.set noreorder
|
|
|
|
sll t0, a0, 4
|
|
|
|
PTR_LA t1, 0f
|
|
|
|
PTR_ADDU t0, t0, t1
|
|
|
|
jr t0
|
|
|
|
nop
|
|
|
|
op_one_wr \op, 0, a1
|
|
|
|
op_one_wr \op, 1, a1
|
|
|
|
op_one_wr \op, 2, a1
|
|
|
|
op_one_wr \op, 3, a1
|
|
|
|
op_one_wr \op, 4, a1
|
|
|
|
op_one_wr \op, 5, a1
|
|
|
|
op_one_wr \op, 6, a1
|
|
|
|
op_one_wr \op, 7, a1
|
|
|
|
op_one_wr \op, 8, a1
|
|
|
|
op_one_wr \op, 9, a1
|
|
|
|
op_one_wr \op, 10, a1
|
|
|
|
op_one_wr \op, 11, a1
|
|
|
|
op_one_wr \op, 12, a1
|
|
|
|
op_one_wr \op, 13, a1
|
|
|
|
op_one_wr \op, 14, a1
|
|
|
|
op_one_wr \op, 15, a1
|
|
|
|
op_one_wr \op, 16, a1
|
|
|
|
op_one_wr \op, 17, a1
|
|
|
|
op_one_wr \op, 18, a1
|
|
|
|
op_one_wr \op, 19, a1
|
|
|
|
op_one_wr \op, 20, a1
|
|
|
|
op_one_wr \op, 21, a1
|
|
|
|
op_one_wr \op, 22, a1
|
|
|
|
op_one_wr \op, 23, a1
|
|
|
|
op_one_wr \op, 24, a1
|
|
|
|
op_one_wr \op, 25, a1
|
|
|
|
op_one_wr \op, 26, a1
|
|
|
|
op_one_wr \op, 27, a1
|
|
|
|
op_one_wr \op, 28, a1
|
|
|
|
op_one_wr \op, 29, a1
|
|
|
|
op_one_wr \op, 30, a1
|
|
|
|
op_one_wr \op, 31, a1
|
|
|
|
.set pop
|
|
|
|
END(\name)
|
|
|
|
.endm
|
|
|
|
|
|
|
|
op_msa_wr read_msa_wr_b, st_b
|
|
|
|
op_msa_wr read_msa_wr_h, st_h
|
|
|
|
op_msa_wr read_msa_wr_w, st_w
|
|
|
|
op_msa_wr read_msa_wr_d, st_d
|
|
|
|
|
|
|
|
op_msa_wr write_msa_wr_b, ld_b
|
|
|
|
op_msa_wr write_msa_wr_h, ld_h
|
|
|
|
op_msa_wr write_msa_wr_w, ld_w
|
|
|
|
op_msa_wr write_msa_wr_d, ld_d
|
|
|
|
|
|
|
|
#endif /* CONFIG_CPU_HAS_MSA */
|
|
|
|
|
2007-02-02 03:54:13 +08:00
|
|
|
.set reorder
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
.type fault@function
|
|
|
|
.ent fault
|
|
|
|
fault: li v0, -EFAULT # failure
|
|
|
|
jr ra
|
|
|
|
.end fault
|