2010-07-14 00:18:56 +08:00
|
|
|
/*
|
|
|
|
* Copyright (C) ST-Ericsson SA 2010
|
|
|
|
*
|
|
|
|
* License Terms: GNU General Public License v2
|
|
|
|
*
|
2010-12-10 18:08:44 +08:00
|
|
|
* Authors: Sundar Iyer <sundar.iyer@stericsson.com> for ST-Ericsson
|
|
|
|
* Bengt Jonsson <bengt.g.jonsson@stericsson.com> for ST-Ericsson
|
2010-07-14 00:18:56 +08:00
|
|
|
*
|
|
|
|
* AB8500 peripheral regulators
|
|
|
|
*
|
2010-12-10 18:08:44 +08:00
|
|
|
* AB8500 supports the following regulators:
|
2011-03-10 21:43:31 +08:00
|
|
|
* VAUX1/2/3, VINTCORE, VTVOUT, VUSB, VAUDIO, VAMIC1/2, VDMIC, VANA
|
2010-07-14 00:18:56 +08:00
|
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/kernel.h>
|
2011-07-18 04:28:23 +08:00
|
|
|
#include <linux/module.h>
|
2010-07-14 00:18:56 +08:00
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/platform_device.h>
|
2010-09-10 23:47:56 +08:00
|
|
|
#include <linux/mfd/abx500.h>
|
2011-12-02 21:16:33 +08:00
|
|
|
#include <linux/mfd/abx500/ab8500.h>
|
2012-05-17 21:45:16 +08:00
|
|
|
#include <linux/of.h>
|
|
|
|
#include <linux/regulator/of_regulator.h>
|
2010-07-14 00:18:56 +08:00
|
|
|
#include <linux/regulator/driver.h>
|
|
|
|
#include <linux/regulator/machine.h>
|
|
|
|
#include <linux/regulator/ab8500.h>
|
2012-05-17 21:45:16 +08:00
|
|
|
#include <linux/slab.h>
|
2010-07-14 00:18:56 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* struct ab8500_regulator_info - ab8500 regulator information
|
2010-12-10 18:08:44 +08:00
|
|
|
* @dev: device pointer
|
2010-07-14 00:18:56 +08:00
|
|
|
* @desc: regulator description
|
|
|
|
* @regulator_dev: regulator device
|
2013-03-21 23:58:59 +08:00
|
|
|
* @is_enabled: status of regulator (on/off)
|
2013-03-21 23:59:00 +08:00
|
|
|
* @load_lp_uA: maximum load in idle (low power) mode
|
2010-09-10 23:47:56 +08:00
|
|
|
* @update_bank: bank to control on/off
|
2010-07-14 00:18:56 +08:00
|
|
|
* @update_reg: register to control on/off
|
2013-03-21 23:58:59 +08:00
|
|
|
* @update_mask: mask to enable/disable and set mode of regulator
|
|
|
|
* @update_val: bits holding the regulator current mode
|
|
|
|
* @update_val_idle: bits to enable the regulator in idle (low power) mode
|
|
|
|
* @update_val_normal: bits to enable the regulator in normal (high power) mode
|
2010-09-10 23:47:56 +08:00
|
|
|
* @voltage_bank: bank to control regulator voltage
|
2010-07-14 00:18:56 +08:00
|
|
|
* @voltage_reg: register to control regulator voltage
|
|
|
|
* @voltage_mask: mask to control regulator voltage
|
2012-08-21 00:41:35 +08:00
|
|
|
* @voltage_shift: shift to control regulator voltage
|
2010-07-14 00:18:56 +08:00
|
|
|
*/
|
|
|
|
struct ab8500_regulator_info {
|
|
|
|
struct device *dev;
|
|
|
|
struct regulator_desc desc;
|
|
|
|
struct regulator_dev *regulator;
|
2013-03-21 23:58:59 +08:00
|
|
|
bool is_enabled;
|
2013-03-21 23:59:00 +08:00
|
|
|
int load_lp_uA;
|
2010-09-10 23:47:56 +08:00
|
|
|
u8 update_bank;
|
|
|
|
u8 update_reg;
|
2010-12-10 18:08:44 +08:00
|
|
|
u8 update_mask;
|
2013-03-21 23:58:59 +08:00
|
|
|
u8 update_val;
|
|
|
|
u8 update_val_idle;
|
|
|
|
u8 update_val_normal;
|
2010-09-10 23:47:56 +08:00
|
|
|
u8 voltage_bank;
|
|
|
|
u8 voltage_reg;
|
|
|
|
u8 voltage_mask;
|
2012-08-21 00:41:35 +08:00
|
|
|
u8 voltage_shift;
|
2010-07-14 00:18:56 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
/* voltage tables for the vauxn/vintcore supplies */
|
2012-05-20 10:33:35 +08:00
|
|
|
static const unsigned int ldo_vauxn_voltages[] = {
|
2010-07-14 00:18:56 +08:00
|
|
|
1100000,
|
|
|
|
1200000,
|
|
|
|
1300000,
|
|
|
|
1400000,
|
|
|
|
1500000,
|
|
|
|
1800000,
|
|
|
|
1850000,
|
|
|
|
1900000,
|
|
|
|
2500000,
|
|
|
|
2650000,
|
|
|
|
2700000,
|
|
|
|
2750000,
|
|
|
|
2800000,
|
|
|
|
2900000,
|
|
|
|
3000000,
|
|
|
|
3300000,
|
|
|
|
};
|
|
|
|
|
2012-05-20 10:33:35 +08:00
|
|
|
static const unsigned int ldo_vaux3_voltages[] = {
|
2010-12-10 18:08:43 +08:00
|
|
|
1200000,
|
|
|
|
1500000,
|
|
|
|
1800000,
|
|
|
|
2100000,
|
|
|
|
2500000,
|
|
|
|
2750000,
|
|
|
|
2790000,
|
|
|
|
2910000,
|
|
|
|
};
|
|
|
|
|
2012-05-20 10:33:35 +08:00
|
|
|
static const unsigned int ldo_vintcore_voltages[] = {
|
2010-07-14 00:18:56 +08:00
|
|
|
1200000,
|
|
|
|
1225000,
|
|
|
|
1250000,
|
|
|
|
1275000,
|
|
|
|
1300000,
|
|
|
|
1325000,
|
|
|
|
1350000,
|
|
|
|
};
|
|
|
|
|
|
|
|
static int ab8500_regulator_enable(struct regulator_dev *rdev)
|
|
|
|
{
|
2010-12-10 18:08:45 +08:00
|
|
|
int ret;
|
2010-07-14 00:18:56 +08:00
|
|
|
struct ab8500_regulator_info *info = rdev_get_drvdata(rdev);
|
|
|
|
|
2010-12-10 18:08:45 +08:00
|
|
|
if (info == NULL) {
|
|
|
|
dev_err(rdev_get_dev(rdev), "regulator info null pointer\n");
|
2010-07-14 00:18:56 +08:00
|
|
|
return -EINVAL;
|
2010-12-10 18:08:45 +08:00
|
|
|
}
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2010-09-10 23:47:56 +08:00
|
|
|
ret = abx500_mask_and_set_register_interruptible(info->dev,
|
2010-12-10 18:08:44 +08:00
|
|
|
info->update_bank, info->update_reg,
|
2013-03-21 23:58:59 +08:00
|
|
|
info->update_mask, info->update_val);
|
2013-03-26 16:13:14 +08:00
|
|
|
if (ret < 0) {
|
2010-07-14 00:18:56 +08:00
|
|
|
dev_err(rdev_get_dev(rdev),
|
|
|
|
"couldn't set enable bits for regulator\n");
|
2013-03-26 16:13:14 +08:00
|
|
|
return ret;
|
|
|
|
}
|
2010-12-10 18:08:46 +08:00
|
|
|
|
2013-03-21 23:58:59 +08:00
|
|
|
info->is_enabled = true;
|
|
|
|
|
2010-12-10 18:08:46 +08:00
|
|
|
dev_vdbg(rdev_get_dev(rdev),
|
|
|
|
"%s-enable (bank, reg, mask, value): 0x%x, 0x%x, 0x%x, 0x%x\n",
|
|
|
|
info->desc.name, info->update_bank, info->update_reg,
|
2013-03-21 23:58:59 +08:00
|
|
|
info->update_mask, info->update_val);
|
2010-12-10 18:08:46 +08:00
|
|
|
|
2010-07-14 00:18:56 +08:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ab8500_regulator_disable(struct regulator_dev *rdev)
|
|
|
|
{
|
2010-12-10 18:08:45 +08:00
|
|
|
int ret;
|
2010-07-14 00:18:56 +08:00
|
|
|
struct ab8500_regulator_info *info = rdev_get_drvdata(rdev);
|
|
|
|
|
2010-12-10 18:08:45 +08:00
|
|
|
if (info == NULL) {
|
|
|
|
dev_err(rdev_get_dev(rdev), "regulator info null pointer\n");
|
2010-07-14 00:18:56 +08:00
|
|
|
return -EINVAL;
|
2010-12-10 18:08:45 +08:00
|
|
|
}
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2010-09-10 23:47:56 +08:00
|
|
|
ret = abx500_mask_and_set_register_interruptible(info->dev,
|
2010-12-10 18:08:44 +08:00
|
|
|
info->update_bank, info->update_reg,
|
|
|
|
info->update_mask, 0x0);
|
2013-03-26 16:13:14 +08:00
|
|
|
if (ret < 0) {
|
2010-07-14 00:18:56 +08:00
|
|
|
dev_err(rdev_get_dev(rdev),
|
|
|
|
"couldn't set disable bits for regulator\n");
|
2013-03-26 16:13:14 +08:00
|
|
|
return ret;
|
|
|
|
}
|
2010-12-10 18:08:46 +08:00
|
|
|
|
2013-03-21 23:58:59 +08:00
|
|
|
info->is_enabled = false;
|
|
|
|
|
2010-12-10 18:08:46 +08:00
|
|
|
dev_vdbg(rdev_get_dev(rdev),
|
|
|
|
"%s-disable (bank, reg, mask, value): 0x%x, 0x%x, 0x%x, 0x%x\n",
|
|
|
|
info->desc.name, info->update_bank, info->update_reg,
|
|
|
|
info->update_mask, 0x0);
|
|
|
|
|
2010-07-14 00:18:56 +08:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2013-03-21 23:59:00 +08:00
|
|
|
static unsigned int ab8500_regulator_get_optimum_mode(
|
|
|
|
struct regulator_dev *rdev, int input_uV,
|
|
|
|
int output_uV, int load_uA)
|
|
|
|
{
|
|
|
|
unsigned int mode;
|
|
|
|
|
|
|
|
struct ab8500_regulator_info *info = rdev_get_drvdata(rdev);
|
|
|
|
|
|
|
|
if (info == NULL) {
|
|
|
|
dev_err(rdev_get_dev(rdev), "regulator info null pointer\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (load_uA <= info->load_lp_uA)
|
|
|
|
mode = REGULATOR_MODE_IDLE;
|
|
|
|
else
|
|
|
|
mode = REGULATOR_MODE_NORMAL;
|
|
|
|
|
|
|
|
return mode;
|
|
|
|
}
|
|
|
|
|
2013-03-21 23:58:59 +08:00
|
|
|
static int ab8500_regulator_set_mode(struct regulator_dev *rdev,
|
|
|
|
unsigned int mode)
|
|
|
|
{
|
2013-03-28 17:23:00 +08:00
|
|
|
int ret;
|
|
|
|
u8 update_val;
|
2013-03-21 23:58:59 +08:00
|
|
|
struct ab8500_regulator_info *info = rdev_get_drvdata(rdev);
|
|
|
|
|
|
|
|
if (info == NULL) {
|
|
|
|
dev_err(rdev_get_dev(rdev), "regulator info null pointer\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (mode) {
|
|
|
|
case REGULATOR_MODE_NORMAL:
|
2013-03-28 17:23:00 +08:00
|
|
|
update_val = info->update_val_normal;
|
2013-03-21 23:58:59 +08:00
|
|
|
break;
|
|
|
|
case REGULATOR_MODE_IDLE:
|
2013-03-28 17:23:00 +08:00
|
|
|
update_val = info->update_val_idle;
|
2013-03-21 23:58:59 +08:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2013-03-28 17:23:00 +08:00
|
|
|
/* ab8500 regulators share mode and enable in the same register bits.
|
|
|
|
off = 0b00
|
|
|
|
low power mode= 0b11
|
|
|
|
full powermode = 0b01
|
|
|
|
(HW control mode = 0b10)
|
|
|
|
Thus we don't write to the register when regulator is disabled.
|
|
|
|
*/
|
2013-03-21 23:58:59 +08:00
|
|
|
if (info->is_enabled) {
|
|
|
|
ret = abx500_mask_and_set_register_interruptible(info->dev,
|
|
|
|
info->update_bank, info->update_reg,
|
2013-03-28 17:23:00 +08:00
|
|
|
info->update_mask, update_val);
|
|
|
|
if (ret < 0) {
|
2013-03-21 23:58:59 +08:00
|
|
|
dev_err(rdev_get_dev(rdev),
|
|
|
|
"couldn't set regulator mode\n");
|
2013-03-28 17:23:00 +08:00
|
|
|
return ret;
|
|
|
|
}
|
2013-03-21 23:59:00 +08:00
|
|
|
|
|
|
|
dev_vdbg(rdev_get_dev(rdev),
|
|
|
|
"%s-set_mode (bank, reg, mask, value): "
|
|
|
|
"0x%x, 0x%x, 0x%x, 0x%x\n",
|
|
|
|
info->desc.name, info->update_bank, info->update_reg,
|
2013-03-28 17:23:00 +08:00
|
|
|
info->update_mask, update_val);
|
2013-03-21 23:58:59 +08:00
|
|
|
}
|
|
|
|
|
2013-03-28 17:23:00 +08:00
|
|
|
info->update_val = update_val;
|
|
|
|
|
|
|
|
return 0;
|
2013-03-21 23:58:59 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned int ab8500_regulator_get_mode(struct regulator_dev *rdev)
|
|
|
|
{
|
|
|
|
struct ab8500_regulator_info *info = rdev_get_drvdata(rdev);
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (info == NULL) {
|
|
|
|
dev_err(rdev_get_dev(rdev), "regulator info null pointer\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (info->update_val == info->update_val_normal)
|
|
|
|
ret = REGULATOR_MODE_NORMAL;
|
|
|
|
else if (info->update_val == info->update_val_idle)
|
|
|
|
ret = REGULATOR_MODE_IDLE;
|
|
|
|
else
|
|
|
|
ret = -EINVAL;
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2010-07-14 00:18:56 +08:00
|
|
|
static int ab8500_regulator_is_enabled(struct regulator_dev *rdev)
|
|
|
|
{
|
2010-12-10 18:08:45 +08:00
|
|
|
int ret;
|
2010-07-14 00:18:56 +08:00
|
|
|
struct ab8500_regulator_info *info = rdev_get_drvdata(rdev);
|
2010-12-10 18:08:46 +08:00
|
|
|
u8 regval;
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2010-12-10 18:08:45 +08:00
|
|
|
if (info == NULL) {
|
|
|
|
dev_err(rdev_get_dev(rdev), "regulator info null pointer\n");
|
2010-07-14 00:18:56 +08:00
|
|
|
return -EINVAL;
|
2010-12-10 18:08:45 +08:00
|
|
|
}
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2010-09-10 23:47:56 +08:00
|
|
|
ret = abx500_get_register_interruptible(info->dev,
|
2010-12-10 18:08:46 +08:00
|
|
|
info->update_bank, info->update_reg, ®val);
|
2010-07-14 00:18:56 +08:00
|
|
|
if (ret < 0) {
|
|
|
|
dev_err(rdev_get_dev(rdev),
|
|
|
|
"couldn't read 0x%x register\n", info->update_reg);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2010-12-10 18:08:46 +08:00
|
|
|
dev_vdbg(rdev_get_dev(rdev),
|
|
|
|
"%s-is_enabled (bank, reg, mask, value): 0x%x, 0x%x, 0x%x,"
|
|
|
|
" 0x%x\n",
|
|
|
|
info->desc.name, info->update_bank, info->update_reg,
|
|
|
|
info->update_mask, regval);
|
|
|
|
|
|
|
|
if (regval & info->update_mask)
|
2013-03-21 23:58:59 +08:00
|
|
|
info->is_enabled = true;
|
2010-07-14 00:18:56 +08:00
|
|
|
else
|
2013-03-21 23:58:59 +08:00
|
|
|
info->is_enabled = false;
|
|
|
|
|
|
|
|
return info->is_enabled;
|
2010-07-14 00:18:56 +08:00
|
|
|
}
|
|
|
|
|
2012-02-24 17:15:45 +08:00
|
|
|
static int ab8500_regulator_get_voltage_sel(struct regulator_dev *rdev)
|
2010-07-14 00:18:56 +08:00
|
|
|
{
|
2010-12-10 18:08:46 +08:00
|
|
|
int ret, val;
|
2010-07-14 00:18:56 +08:00
|
|
|
struct ab8500_regulator_info *info = rdev_get_drvdata(rdev);
|
2010-12-10 18:08:46 +08:00
|
|
|
u8 regval;
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2010-12-10 18:08:45 +08:00
|
|
|
if (info == NULL) {
|
|
|
|
dev_err(rdev_get_dev(rdev), "regulator info null pointer\n");
|
2010-07-14 00:18:56 +08:00
|
|
|
return -EINVAL;
|
2010-12-10 18:08:45 +08:00
|
|
|
}
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2010-12-10 18:08:46 +08:00
|
|
|
ret = abx500_get_register_interruptible(info->dev,
|
|
|
|
info->voltage_bank, info->voltage_reg, ®val);
|
2010-07-14 00:18:56 +08:00
|
|
|
if (ret < 0) {
|
|
|
|
dev_err(rdev_get_dev(rdev),
|
|
|
|
"couldn't read voltage reg for regulator\n");
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2010-12-10 18:08:46 +08:00
|
|
|
dev_vdbg(rdev_get_dev(rdev),
|
2012-08-21 00:41:35 +08:00
|
|
|
"%s-get_voltage (bank, reg, mask, shift, value): "
|
|
|
|
"0x%x, 0x%x, 0x%x, 0x%x, 0x%x\n",
|
|
|
|
info->desc.name, info->voltage_bank,
|
|
|
|
info->voltage_reg, info->voltage_mask,
|
|
|
|
info->voltage_shift, regval);
|
2010-12-10 18:08:46 +08:00
|
|
|
|
|
|
|
val = regval & info->voltage_mask;
|
2012-08-21 00:41:35 +08:00
|
|
|
return val >> info->voltage_shift;
|
2010-07-14 00:18:56 +08:00
|
|
|
}
|
|
|
|
|
2012-03-20 09:51:08 +08:00
|
|
|
static int ab8500_regulator_set_voltage_sel(struct regulator_dev *rdev,
|
|
|
|
unsigned selector)
|
2010-07-14 00:18:56 +08:00
|
|
|
{
|
2010-12-10 18:08:45 +08:00
|
|
|
int ret;
|
2010-07-14 00:18:56 +08:00
|
|
|
struct ab8500_regulator_info *info = rdev_get_drvdata(rdev);
|
2010-12-10 18:08:46 +08:00
|
|
|
u8 regval;
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2010-12-10 18:08:45 +08:00
|
|
|
if (info == NULL) {
|
|
|
|
dev_err(rdev_get_dev(rdev), "regulator info null pointer\n");
|
2010-07-14 00:18:56 +08:00
|
|
|
return -EINVAL;
|
2010-12-10 18:08:45 +08:00
|
|
|
}
|
2010-07-14 00:18:56 +08:00
|
|
|
|
|
|
|
/* set the registers for the request */
|
2012-08-21 00:41:35 +08:00
|
|
|
regval = (u8)selector << info->voltage_shift;
|
2010-09-10 23:47:56 +08:00
|
|
|
ret = abx500_mask_and_set_register_interruptible(info->dev,
|
2010-12-10 18:08:46 +08:00
|
|
|
info->voltage_bank, info->voltage_reg,
|
|
|
|
info->voltage_mask, regval);
|
2010-07-14 00:18:56 +08:00
|
|
|
if (ret < 0)
|
|
|
|
dev_err(rdev_get_dev(rdev),
|
|
|
|
"couldn't set voltage reg for regulator\n");
|
|
|
|
|
2010-12-10 18:08:46 +08:00
|
|
|
dev_vdbg(rdev_get_dev(rdev),
|
|
|
|
"%s-set_voltage (bank, reg, mask, value): 0x%x, 0x%x, 0x%x,"
|
|
|
|
" 0x%x\n",
|
|
|
|
info->desc.name, info->voltage_bank, info->voltage_reg,
|
|
|
|
info->voltage_mask, regval);
|
|
|
|
|
2010-07-14 00:18:56 +08:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2013-03-21 23:59:00 +08:00
|
|
|
static struct regulator_ops ab8500_regulator_volt_mode_ops = {
|
|
|
|
.enable = ab8500_regulator_enable,
|
|
|
|
.disable = ab8500_regulator_disable,
|
|
|
|
.is_enabled = ab8500_regulator_is_enabled,
|
|
|
|
.get_optimum_mode = ab8500_regulator_get_optimum_mode,
|
|
|
|
.set_mode = ab8500_regulator_set_mode,
|
|
|
|
.get_mode = ab8500_regulator_get_mode,
|
|
|
|
.get_voltage_sel = ab8500_regulator_get_voltage_sel,
|
|
|
|
.set_voltage_sel = ab8500_regulator_set_voltage_sel,
|
|
|
|
.list_voltage = regulator_list_voltage_table,
|
2010-07-14 00:18:56 +08:00
|
|
|
};
|
|
|
|
|
2013-03-21 23:59:00 +08:00
|
|
|
static struct regulator_ops ab8500_regulator_mode_ops = {
|
|
|
|
.enable = ab8500_regulator_enable,
|
|
|
|
.disable = ab8500_regulator_disable,
|
|
|
|
.is_enabled = ab8500_regulator_is_enabled,
|
|
|
|
.get_optimum_mode = ab8500_regulator_get_optimum_mode,
|
|
|
|
.set_mode = ab8500_regulator_set_mode,
|
|
|
|
.get_mode = ab8500_regulator_get_mode,
|
|
|
|
.get_voltage_sel = ab8500_regulator_get_voltage_sel,
|
2013-03-25 14:59:00 +08:00
|
|
|
.list_voltage = regulator_list_voltage_linear,
|
2013-03-21 23:59:00 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
static struct regulator_ops ab8500_regulator_ops = {
|
|
|
|
.enable = ab8500_regulator_enable,
|
|
|
|
.disable = ab8500_regulator_disable,
|
|
|
|
.is_enabled = ab8500_regulator_is_enabled,
|
|
|
|
.get_voltage_sel = ab8500_regulator_get_voltage_sel,
|
2013-03-25 14:59:00 +08:00
|
|
|
.list_voltage = regulator_list_voltage_linear,
|
2010-07-14 00:18:56 +08:00
|
|
|
};
|
|
|
|
|
2013-03-29 00:11:11 +08:00
|
|
|
/* AB8500 regulator information */
|
2010-12-10 18:08:47 +08:00
|
|
|
static struct ab8500_regulator_info
|
|
|
|
ab8500_regulator_info[AB8500_NUM_REGULATORS] = {
|
2010-07-14 00:18:56 +08:00
|
|
|
/*
|
2010-12-10 18:08:44 +08:00
|
|
|
* Variable Voltage Regulators
|
|
|
|
* name, min mV, max mV,
|
|
|
|
* update bank, reg, mask, enable val
|
2012-05-20 10:33:35 +08:00
|
|
|
* volt bank, reg, mask
|
2010-07-14 00:18:56 +08:00
|
|
|
*/
|
2010-12-10 18:08:47 +08:00
|
|
|
[AB8500_LDO_AUX1] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-AUX1",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_volt_mode_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_AUX1,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = ARRAY_SIZE(ldo_vauxn_voltages),
|
2012-05-20 10:33:35 +08:00
|
|
|
.volt_table = ldo_vauxn_voltages,
|
2013-03-27 17:47:22 +08:00
|
|
|
.enable_time = 200,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
2013-03-21 23:59:00 +08:00
|
|
|
.load_lp_uA = 5000,
|
2010-12-10 18:08:47 +08:00
|
|
|
.update_bank = 0x04,
|
|
|
|
.update_reg = 0x09,
|
|
|
|
.update_mask = 0x03,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val = 0x01,
|
|
|
|
.update_val_idle = 0x03,
|
|
|
|
.update_val_normal = 0x01,
|
2010-12-10 18:08:47 +08:00
|
|
|
.voltage_bank = 0x04,
|
|
|
|
.voltage_reg = 0x1f,
|
|
|
|
.voltage_mask = 0x0f,
|
|
|
|
},
|
|
|
|
[AB8500_LDO_AUX2] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-AUX2",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_volt_mode_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_AUX2,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = ARRAY_SIZE(ldo_vauxn_voltages),
|
2012-05-20 10:33:35 +08:00
|
|
|
.volt_table = ldo_vauxn_voltages,
|
2013-03-27 17:47:22 +08:00
|
|
|
.enable_time = 200,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
2013-03-21 23:59:00 +08:00
|
|
|
.load_lp_uA = 5000,
|
2010-12-10 18:08:47 +08:00
|
|
|
.update_bank = 0x04,
|
|
|
|
.update_reg = 0x09,
|
|
|
|
.update_mask = 0x0c,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val = 0x04,
|
|
|
|
.update_val_idle = 0x0c,
|
|
|
|
.update_val_normal = 0x04,
|
2010-12-10 18:08:47 +08:00
|
|
|
.voltage_bank = 0x04,
|
|
|
|
.voltage_reg = 0x20,
|
|
|
|
.voltage_mask = 0x0f,
|
|
|
|
},
|
|
|
|
[AB8500_LDO_AUX3] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-AUX3",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_volt_mode_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_AUX3,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = ARRAY_SIZE(ldo_vaux3_voltages),
|
2012-05-20 10:33:35 +08:00
|
|
|
.volt_table = ldo_vaux3_voltages,
|
2013-03-27 17:47:22 +08:00
|
|
|
.enable_time = 450,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
2013-03-21 23:59:00 +08:00
|
|
|
.load_lp_uA = 5000,
|
2010-12-10 18:08:47 +08:00
|
|
|
.update_bank = 0x04,
|
|
|
|
.update_reg = 0x0a,
|
|
|
|
.update_mask = 0x03,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val = 0x01,
|
|
|
|
.update_val_idle = 0x03,
|
|
|
|
.update_val_normal = 0x01,
|
2010-12-10 18:08:47 +08:00
|
|
|
.voltage_bank = 0x04,
|
|
|
|
.voltage_reg = 0x21,
|
|
|
|
.voltage_mask = 0x07,
|
|
|
|
},
|
|
|
|
[AB8500_LDO_INTCORE] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-INTCORE",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_volt_mode_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_INTCORE,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = ARRAY_SIZE(ldo_vintcore_voltages),
|
2012-05-20 10:33:35 +08:00
|
|
|
.volt_table = ldo_vintcore_voltages,
|
2013-03-27 17:47:22 +08:00
|
|
|
.enable_time = 750,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
2013-03-21 23:59:00 +08:00
|
|
|
.load_lp_uA = 5000,
|
2010-12-10 18:08:47 +08:00
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x80,
|
|
|
|
.update_mask = 0x44,
|
2013-03-21 23:59:41 +08:00
|
|
|
.update_val = 0x44,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val_idle = 0x44,
|
|
|
|
.update_val_normal = 0x04,
|
2010-12-10 18:08:47 +08:00
|
|
|
.voltage_bank = 0x03,
|
|
|
|
.voltage_reg = 0x80,
|
|
|
|
.voltage_mask = 0x38,
|
2012-08-21 00:41:35 +08:00
|
|
|
.voltage_shift = 3,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
2010-07-14 00:18:56 +08:00
|
|
|
|
|
|
|
/*
|
2010-12-10 18:08:44 +08:00
|
|
|
* Fixed Voltage Regulators
|
|
|
|
* name, fixed mV,
|
|
|
|
* update bank, reg, mask, enable val
|
2010-07-14 00:18:56 +08:00
|
|
|
*/
|
2010-12-10 18:08:47 +08:00
|
|
|
[AB8500_LDO_TVOUT] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-TVOUT",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_mode_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_TVOUT,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
2012-06-08 10:27:49 +08:00
|
|
|
.min_uV = 2000000,
|
2012-08-07 22:21:23 +08:00
|
|
|
.enable_time = 10000,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
2013-03-21 23:59:00 +08:00
|
|
|
.load_lp_uA = 1000,
|
2010-12-10 18:08:47 +08:00
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x80,
|
|
|
|
.update_mask = 0x82,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val = 0x02,
|
2013-03-21 23:59:00 +08:00
|
|
|
.update_val_idle = 0x82,
|
|
|
|
.update_val_normal = 0x02,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
|
|
|
[AB8500_LDO_AUDIO] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-AUDIO",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_AUDIO,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
2012-06-08 10:27:49 +08:00
|
|
|
.min_uV = 2000000,
|
2013-03-27 17:47:22 +08:00
|
|
|
.enable_time = 140,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x83,
|
|
|
|
.update_mask = 0x02,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val = 0x02,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
|
|
|
[AB8500_LDO_ANAMIC1] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-ANAMIC1",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_ANAMIC1,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
2012-06-08 10:27:49 +08:00
|
|
|
.min_uV = 2050000,
|
2013-03-27 17:47:22 +08:00
|
|
|
.enable_time = 500,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x83,
|
|
|
|
.update_mask = 0x08,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val = 0x08,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
|
|
|
[AB8500_LDO_ANAMIC2] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-ANAMIC2",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_ANAMIC2,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
2012-06-08 10:27:49 +08:00
|
|
|
.min_uV = 2050000,
|
2013-03-27 17:47:22 +08:00
|
|
|
.enable_time = 500,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x83,
|
|
|
|
.update_mask = 0x10,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val = 0x10,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
|
|
|
[AB8500_LDO_DMIC] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-DMIC",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_DMIC,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
2012-06-08 10:27:49 +08:00
|
|
|
.min_uV = 1800000,
|
2013-03-27 17:47:22 +08:00
|
|
|
.enable_time = 420,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x83,
|
|
|
|
.update_mask = 0x04,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val = 0x04,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
2013-03-21 23:59:00 +08:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Regulators with fixed voltage and normal/idle modes
|
|
|
|
*/
|
2010-12-10 18:08:47 +08:00
|
|
|
[AB8500_LDO_ANA] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-ANA",
|
2013-03-21 23:59:00 +08:00
|
|
|
.ops = &ab8500_regulator_mode_ops,
|
2010-12-10 18:08:47 +08:00
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_ANA,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
2012-06-08 10:27:49 +08:00
|
|
|
.min_uV = 1200000,
|
2013-03-27 17:47:22 +08:00
|
|
|
.enable_time = 140,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
2013-03-21 23:59:00 +08:00
|
|
|
.load_lp_uA = 1000,
|
2010-12-10 18:08:47 +08:00
|
|
|
.update_bank = 0x04,
|
|
|
|
.update_reg = 0x06,
|
|
|
|
.update_mask = 0x0c,
|
2013-03-21 23:58:59 +08:00
|
|
|
.update_val = 0x04,
|
2013-03-21 23:59:00 +08:00
|
|
|
.update_val_idle = 0x0c,
|
|
|
|
.update_val_normal = 0x04,
|
2010-12-10 18:08:47 +08:00
|
|
|
},
|
2013-03-29 00:11:11 +08:00
|
|
|
};
|
2010-12-10 18:08:47 +08:00
|
|
|
|
2013-03-29 00:11:11 +08:00
|
|
|
/* AB9540 regulator information */
|
|
|
|
static struct ab8500_regulator_info
|
|
|
|
ab9540_regulator_info[AB9540_NUM_REGULATORS] = {
|
|
|
|
/*
|
|
|
|
* Variable Voltage Regulators
|
|
|
|
* name, min mV, max mV,
|
|
|
|
* update bank, reg, mask, enable val
|
|
|
|
* volt bank, reg, mask, table, table length
|
|
|
|
*/
|
|
|
|
[AB9540_LDO_AUX1] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-AUX1",
|
|
|
|
.ops = &ab8500_regulator_volt_mode_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_AUX1,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = ARRAY_SIZE(ldo_vauxn_voltages),
|
|
|
|
},
|
|
|
|
.min_uV = 1100000,
|
|
|
|
.max_uV = 3300000,
|
|
|
|
.load_lp_uA = 5000,
|
|
|
|
.update_bank = 0x04,
|
|
|
|
.update_reg = 0x09,
|
|
|
|
.update_mask = 0x03,
|
|
|
|
.update_val = 0x01,
|
|
|
|
.update_val_idle = 0x03,
|
|
|
|
.update_val_normal = 0x01,
|
|
|
|
.voltage_bank = 0x04,
|
|
|
|
.voltage_reg = 0x1f,
|
|
|
|
.voltage_mask = 0x0f,
|
|
|
|
.voltages = ldo_vauxn_voltages,
|
|
|
|
.voltages_len = ARRAY_SIZE(ldo_vauxn_voltages),
|
|
|
|
},
|
|
|
|
[AB9540_LDO_AUX2] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-AUX2",
|
|
|
|
.ops = &ab8500_regulator_volt_mode_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_AUX2,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = ARRAY_SIZE(ldo_vauxn_voltages),
|
|
|
|
},
|
|
|
|
.min_uV = 1100000,
|
|
|
|
.max_uV = 3300000,
|
|
|
|
.load_lp_uA = 5000,
|
|
|
|
.update_bank = 0x04,
|
|
|
|
.update_reg = 0x09,
|
|
|
|
.update_mask = 0x0c,
|
|
|
|
.update_val = 0x04,
|
|
|
|
.update_val_idle = 0x0c,
|
|
|
|
.update_val_normal = 0x04,
|
|
|
|
.voltage_bank = 0x04,
|
|
|
|
.voltage_reg = 0x20,
|
|
|
|
.voltage_mask = 0x0f,
|
|
|
|
.voltages = ldo_vauxn_voltages,
|
|
|
|
.voltages_len = ARRAY_SIZE(ldo_vauxn_voltages),
|
|
|
|
},
|
|
|
|
[AB9540_LDO_AUX3] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-AUX3",
|
|
|
|
.ops = &ab8500_regulator_volt_mode_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_AUX3,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = ARRAY_SIZE(ldo_vaux3_voltages),
|
|
|
|
},
|
|
|
|
.min_uV = 1100000,
|
|
|
|
.max_uV = 3300000,
|
|
|
|
.load_lp_uA = 5000,
|
|
|
|
.update_bank = 0x04,
|
|
|
|
.update_reg = 0x0a,
|
|
|
|
.update_mask = 0x03,
|
|
|
|
.update_val = 0x01,
|
|
|
|
.update_val_idle = 0x03,
|
|
|
|
.update_val_normal = 0x01,
|
|
|
|
.voltage_bank = 0x04,
|
|
|
|
.voltage_reg = 0x21,
|
|
|
|
.voltage_mask = 0x07,
|
|
|
|
.voltages = ldo_vaux3_voltages,
|
|
|
|
.voltages_len = ARRAY_SIZE(ldo_vaux3_voltages),
|
|
|
|
},
|
|
|
|
[AB9540_LDO_AUX4] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-AUX4",
|
|
|
|
.ops = &ab8500_regulator_volt_mode_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB9540_LDO_AUX4,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = ARRAY_SIZE(ldo_vauxn_voltages),
|
|
|
|
},
|
|
|
|
.min_uV = 1100000,
|
|
|
|
.max_uV = 3300000,
|
|
|
|
.load_lp_uA = 5000,
|
|
|
|
/* values for Vaux4Regu register */
|
|
|
|
.update_bank = 0x04,
|
|
|
|
.update_reg = 0x2e,
|
|
|
|
.update_mask = 0x03,
|
|
|
|
.update_val = 0x01,
|
|
|
|
.update_val_idle = 0x03,
|
|
|
|
.update_val_normal = 0x01,
|
|
|
|
/* values for Vaux4SEL register */
|
|
|
|
.voltage_bank = 0x04,
|
|
|
|
.voltage_reg = 0x2f,
|
|
|
|
.voltage_mask = 0x0f,
|
|
|
|
.voltages = ldo_vauxn_voltages,
|
|
|
|
.voltages_len = ARRAY_SIZE(ldo_vauxn_voltages),
|
|
|
|
},
|
|
|
|
[AB9540_LDO_INTCORE] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-INTCORE",
|
|
|
|
.ops = &ab8500_regulator_volt_mode_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_INTCORE,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = ARRAY_SIZE(ldo_vintcore_voltages),
|
|
|
|
},
|
|
|
|
.min_uV = 1100000,
|
|
|
|
.max_uV = 3300000,
|
|
|
|
.load_lp_uA = 5000,
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x80,
|
|
|
|
.update_mask = 0x44,
|
|
|
|
.update_val = 0x44,
|
|
|
|
.update_val_idle = 0x44,
|
|
|
|
.update_val_normal = 0x04,
|
|
|
|
.voltage_bank = 0x03,
|
|
|
|
.voltage_reg = 0x80,
|
|
|
|
.voltage_mask = 0x38,
|
|
|
|
.voltages = ldo_vintcore_voltages,
|
|
|
|
.voltages_len = ARRAY_SIZE(ldo_vintcore_voltages),
|
|
|
|
.voltage_shift = 3,
|
|
|
|
},
|
2010-12-10 18:08:47 +08:00
|
|
|
|
2013-03-29 00:11:11 +08:00
|
|
|
/*
|
|
|
|
* Fixed Voltage Regulators
|
|
|
|
* name, fixed mV,
|
|
|
|
* update bank, reg, mask, enable val
|
|
|
|
*/
|
|
|
|
[AB9540_LDO_TVOUT] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-TVOUT",
|
|
|
|
.ops = &ab8500_regulator_mode_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_TVOUT,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
|
|
|
},
|
|
|
|
.delay = 10000,
|
|
|
|
.fixed_uV = 2000000,
|
|
|
|
.load_lp_uA = 1000,
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x80,
|
|
|
|
.update_mask = 0x82,
|
|
|
|
.update_val = 0x02,
|
|
|
|
.update_val_idle = 0x82,
|
|
|
|
.update_val_normal = 0x02,
|
|
|
|
},
|
|
|
|
[AB9540_LDO_USB] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-USB",
|
|
|
|
.ops = &ab8500_regulator_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB9540_LDO_USB,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
|
|
|
},
|
|
|
|
.fixed_uV = 3300000,
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x82,
|
|
|
|
.update_mask = 0x03,
|
|
|
|
.update_val = 0x01,
|
|
|
|
.update_val_idle = 0x03,
|
|
|
|
.update_val_normal = 0x01,
|
|
|
|
},
|
|
|
|
[AB9540_LDO_AUDIO] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-AUDIO",
|
|
|
|
.ops = &ab8500_regulator_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_AUDIO,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
|
|
|
},
|
|
|
|
.fixed_uV = 2000000,
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x83,
|
|
|
|
.update_mask = 0x02,
|
|
|
|
.update_val = 0x02,
|
|
|
|
},
|
|
|
|
[AB9540_LDO_ANAMIC1] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-ANAMIC1",
|
|
|
|
.ops = &ab8500_regulator_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_ANAMIC1,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
|
|
|
},
|
|
|
|
.fixed_uV = 2050000,
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x83,
|
|
|
|
.update_mask = 0x08,
|
|
|
|
.update_val = 0x08,
|
|
|
|
},
|
|
|
|
[AB9540_LDO_ANAMIC2] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-ANAMIC2",
|
|
|
|
.ops = &ab8500_regulator_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_ANAMIC2,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
|
|
|
},
|
|
|
|
.fixed_uV = 2050000,
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x83,
|
|
|
|
.update_mask = 0x10,
|
|
|
|
.update_val = 0x10,
|
|
|
|
},
|
|
|
|
[AB9540_LDO_DMIC] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-DMIC",
|
|
|
|
.ops = &ab8500_regulator_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_DMIC,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
|
|
|
},
|
|
|
|
.fixed_uV = 1800000,
|
|
|
|
.update_bank = 0x03,
|
|
|
|
.update_reg = 0x83,
|
|
|
|
.update_mask = 0x04,
|
|
|
|
.update_val = 0x04,
|
|
|
|
},
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Regulators with fixed voltage and normal/idle modes
|
|
|
|
*/
|
|
|
|
[AB9540_LDO_ANA] = {
|
|
|
|
.desc = {
|
|
|
|
.name = "LDO-ANA",
|
|
|
|
.ops = &ab8500_regulator_mode_ops,
|
|
|
|
.type = REGULATOR_VOLTAGE,
|
|
|
|
.id = AB8500_LDO_ANA,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
.n_voltages = 1,
|
|
|
|
},
|
|
|
|
.fixed_uV = 1200000,
|
|
|
|
.load_lp_uA = 1000,
|
|
|
|
.update_bank = 0x04,
|
|
|
|
.update_reg = 0x06,
|
|
|
|
.update_mask = 0x0c,
|
|
|
|
.update_val = 0x08,
|
|
|
|
.update_val_idle = 0x0c,
|
|
|
|
.update_val_normal = 0x08,
|
|
|
|
},
|
2010-07-14 00:18:56 +08:00
|
|
|
};
|
|
|
|
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
struct ab8500_reg_init {
|
|
|
|
u8 bank;
|
|
|
|
u8 addr;
|
|
|
|
u8 mask;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define REG_INIT(_id, _bank, _addr, _mask) \
|
|
|
|
[_id] = { \
|
|
|
|
.bank = _bank, \
|
|
|
|
.addr = _addr, \
|
|
|
|
.mask = _mask, \
|
|
|
|
}
|
|
|
|
|
2013-03-29 00:11:11 +08:00
|
|
|
/* AB8500 register init */
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
static struct ab8500_reg_init ab8500_reg_init[] = {
|
|
|
|
/*
|
2013-03-21 23:59:02 +08:00
|
|
|
* 0x30, VanaRequestCtrl
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
* 0xc0, VextSupply1RequestCtrl
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUREQUESTCTRL2, 0x03, 0x04, 0xf0),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x03, VextSupply2RequestCtrl
|
|
|
|
* 0x0c, VextSupply3RequestCtrl
|
|
|
|
* 0x30, Vaux1RequestCtrl
|
|
|
|
* 0xc0, Vaux2RequestCtrl
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_REGUREQUESTCTRL3, 0x03, 0x05, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x03, Vaux3RequestCtrl
|
|
|
|
* 0x04, SwHPReq
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_REGUREQUESTCTRL4, 0x03, 0x06, 0x07),
|
|
|
|
/*
|
|
|
|
* 0x08, VanaSysClkReq1HPValid
|
|
|
|
* 0x20, Vaux1SysClkReq1HPValid
|
|
|
|
* 0x40, Vaux2SysClkReq1HPValid
|
|
|
|
* 0x80, Vaux3SysClkReq1HPValid
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUSYSCLKREQ1HPVALID1, 0x03, 0x07, 0xe8),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x10, VextSupply1SysClkReq1HPValid
|
|
|
|
* 0x20, VextSupply2SysClkReq1HPValid
|
|
|
|
* 0x40, VextSupply3SysClkReq1HPValid
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUSYSCLKREQ1HPVALID2, 0x03, 0x08, 0x70),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x08, VanaHwHPReq1Valid
|
|
|
|
* 0x20, Vaux1HwHPReq1Valid
|
|
|
|
* 0x40, Vaux2HwHPReq1Valid
|
|
|
|
* 0x80, Vaux3HwHPReq1Valid
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUHWHPREQ1VALID1, 0x03, 0x09, 0xe8),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x01, VextSupply1HwHPReq1Valid
|
|
|
|
* 0x02, VextSupply2HwHPReq1Valid
|
|
|
|
* 0x04, VextSupply3HwHPReq1Valid
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUHWHPREQ1VALID2, 0x03, 0x0a, 0x07),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x08, VanaHwHPReq2Valid
|
|
|
|
* 0x20, Vaux1HwHPReq2Valid
|
|
|
|
* 0x40, Vaux2HwHPReq2Valid
|
|
|
|
* 0x80, Vaux3HwHPReq2Valid
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUHWHPREQ2VALID1, 0x03, 0x0b, 0xe8),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x01, VextSupply1HwHPReq2Valid
|
|
|
|
* 0x02, VextSupply2HwHPReq2Valid
|
|
|
|
* 0x04, VextSupply3HwHPReq2Valid
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUHWHPREQ2VALID2, 0x03, 0x0c, 0x07),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x20, VanaSwHPReqValid
|
|
|
|
* 0x80, Vaux1SwHPReqValid
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUSWHPREQVALID1, 0x03, 0x0d, 0xa0),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x01, Vaux2SwHPReqValid
|
|
|
|
* 0x02, Vaux3SwHPReqValid
|
|
|
|
* 0x04, VextSupply1SwHPReqValid
|
|
|
|
* 0x08, VextSupply2SwHPReqValid
|
|
|
|
* 0x10, VextSupply3SwHPReqValid
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUSWHPREQVALID2, 0x03, 0x0e, 0x1f),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x02, SysClkReq2Valid1
|
2013-03-21 23:59:15 +08:00
|
|
|
* 0x04, SysClkReq3Valid1
|
|
|
|
* 0x08, SysClkReq4Valid1
|
|
|
|
* 0x10, SysClkReq5Valid1
|
|
|
|
* 0x20, SysClkReq6Valid1
|
|
|
|
* 0x40, SysClkReq7Valid1
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
* 0x80, SysClkReq8Valid1
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_REGUSYSCLKREQVALID1, 0x03, 0x0f, 0xfe),
|
|
|
|
/*
|
|
|
|
* 0x02, SysClkReq2Valid2
|
2013-03-21 23:59:15 +08:00
|
|
|
* 0x04, SysClkReq3Valid2
|
|
|
|
* 0x08, SysClkReq4Valid2
|
|
|
|
* 0x10, SysClkReq5Valid2
|
|
|
|
* 0x20, SysClkReq6Valid2
|
|
|
|
* 0x40, SysClkReq7Valid2
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
* 0x80, SysClkReq8Valid2
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_REGUSYSCLKREQVALID2, 0x03, 0x10, 0xfe),
|
|
|
|
/*
|
|
|
|
* 0x02, VTVoutEna
|
|
|
|
* 0x04, Vintcore12Ena
|
|
|
|
* 0x38, Vintcore12Sel
|
|
|
|
* 0x40, Vintcore12LP
|
|
|
|
* 0x80, VTVoutLP
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_REGUMISC1, 0x03, 0x80, 0xfe),
|
|
|
|
/*
|
|
|
|
* 0x02, VaudioEna
|
|
|
|
* 0x04, VdmicEna
|
|
|
|
* 0x08, Vamic1Ena
|
|
|
|
* 0x10, Vamic2Ena
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_VAUDIOSUPPLY, 0x03, 0x83, 0x1e),
|
|
|
|
/*
|
|
|
|
* 0x01, Vamic1_dzout
|
|
|
|
* 0x02, Vamic2_dzout
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_REGUCTRL1VAMIC, 0x03, 0x84, 0x03),
|
2013-03-21 23:58:58 +08:00
|
|
|
/*
|
2013-03-21 23:59:15 +08:00
|
|
|
* 0x03, VpllRegu (NOTE! PRCMU register bits)
|
2013-03-21 23:59:02 +08:00
|
|
|
* 0x0c, VanaRegu
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_VPLLVANAREGU, 0x04, 0x06, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x01, VrefDDREna
|
|
|
|
* 0x02, VrefDDRSleepMode
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_VREFDDR, 0x04, 0x07, 0x03),
|
|
|
|
/*
|
|
|
|
* 0x03, VextSupply1Regu
|
|
|
|
* 0x0c, VextSupply2Regu
|
|
|
|
* 0x30, VextSupply3Regu
|
|
|
|
* 0x40, ExtSupply2Bypass
|
|
|
|
* 0x80, ExtSupply3Bypass
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_EXTSUPPLYREGU, 0x04, 0x08, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x03, Vaux1Regu
|
|
|
|
* 0x0c, Vaux2Regu
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_VAUX12REGU, 0x04, 0x09, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x03, Vaux3Regu
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_VRF1VAUX3REGU, 0x04, 0x0a, 0x03),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x0f, Vaux1Sel
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_VAUX1SEL, 0x04, 0x1f, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x0f, Vaux2Sel
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_VAUX2SEL, 0x04, 0x20, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x07, Vaux3Sel
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_VRF1VAUX3SEL, 0x04, 0x21, 0x07),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x01, VextSupply12LP
|
|
|
|
*/
|
|
|
|
REG_INIT(AB8500_REGUCTRL2SPARE, 0x04, 0x22, 0x01),
|
|
|
|
/*
|
|
|
|
* 0x04, Vaux1Disch
|
|
|
|
* 0x08, Vaux2Disch
|
|
|
|
* 0x10, Vaux3Disch
|
|
|
|
* 0x20, Vintcore12Disch
|
|
|
|
* 0x40, VTVoutDisch
|
|
|
|
* 0x80, VaudioDisch
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUCTRLDISCH, 0x04, 0x43, 0xfc),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/*
|
|
|
|
* 0x02, VanaDisch
|
|
|
|
* 0x04, VdmicPullDownEna
|
|
|
|
* 0x10, VdmicDisch
|
|
|
|
*/
|
2013-03-21 23:59:15 +08:00
|
|
|
REG_INIT(AB8500_REGUCTRLDISCH2, 0x04, 0x44, 0x16),
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
};
|
|
|
|
|
2013-03-29 00:11:11 +08:00
|
|
|
/* AB9540 register init */
|
|
|
|
static struct ab8500_reg_init ab9540_reg_init[] = {
|
|
|
|
/*
|
|
|
|
* 0x03, VarmRequestCtrl
|
|
|
|
* 0x0c, VapeRequestCtrl
|
|
|
|
* 0x30, Vsmps1RequestCtrl
|
|
|
|
* 0xc0, Vsmps2RequestCtrl
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUREQUESTCTRL1, 0x03, 0x03, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x03, Vsmps3RequestCtrl
|
|
|
|
* 0x0c, VpllRequestCtrl
|
|
|
|
* 0x30, VanaRequestCtrl
|
|
|
|
* 0xc0, VextSupply1RequestCtrl
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUREQUESTCTRL2, 0x03, 0x04, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x03, VextSupply2RequestCtrl
|
|
|
|
* 0x0c, VextSupply3RequestCtrl
|
|
|
|
* 0x30, Vaux1RequestCtrl
|
|
|
|
* 0xc0, Vaux2RequestCtrl
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUREQUESTCTRL3, 0x03, 0x05, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x03, Vaux3RequestCtrl
|
|
|
|
* 0x04, SwHPReq
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUREQUESTCTRL4, 0x03, 0x06, 0x07),
|
|
|
|
/*
|
|
|
|
* 0x01, Vsmps1SysClkReq1HPValid
|
|
|
|
* 0x02, Vsmps2SysClkReq1HPValid
|
|
|
|
* 0x04, Vsmps3SysClkReq1HPValid
|
|
|
|
* 0x08, VanaSysClkReq1HPValid
|
|
|
|
* 0x10, VpllSysClkReq1HPValid
|
|
|
|
* 0x20, Vaux1SysClkReq1HPValid
|
|
|
|
* 0x40, Vaux2SysClkReq1HPValid
|
|
|
|
* 0x80, Vaux3SysClkReq1HPValid
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUSYSCLKREQ1HPVALID1, 0x03, 0x07, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x01, VapeSysClkReq1HPValid
|
|
|
|
* 0x02, VarmSysClkReq1HPValid
|
|
|
|
* 0x04, VbbSysClkReq1HPValid
|
|
|
|
* 0x08, VmodSysClkReq1HPValid
|
|
|
|
* 0x10, VextSupply1SysClkReq1HPValid
|
|
|
|
* 0x20, VextSupply2SysClkReq1HPValid
|
|
|
|
* 0x40, VextSupply3SysClkReq1HPValid
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUSYSCLKREQ1HPVALID2, 0x03, 0x08, 0x7f),
|
|
|
|
/*
|
|
|
|
* 0x01, Vsmps1HwHPReq1Valid
|
|
|
|
* 0x02, Vsmps2HwHPReq1Valid
|
|
|
|
* 0x04, Vsmps3HwHPReq1Valid
|
|
|
|
* 0x08, VanaHwHPReq1Valid
|
|
|
|
* 0x10, VpllHwHPReq1Valid
|
|
|
|
* 0x20, Vaux1HwHPReq1Valid
|
|
|
|
* 0x40, Vaux2HwHPReq1Valid
|
|
|
|
* 0x80, Vaux3HwHPReq1Valid
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUHWHPREQ1VALID1, 0x03, 0x09, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x01, VextSupply1HwHPReq1Valid
|
|
|
|
* 0x02, VextSupply2HwHPReq1Valid
|
|
|
|
* 0x04, VextSupply3HwHPReq1Valid
|
|
|
|
* 0x08, VmodHwHPReq1Valid
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUHWHPREQ1VALID2, 0x03, 0x0a, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x01, Vsmps1HwHPReq2Valid
|
|
|
|
* 0x02, Vsmps2HwHPReq2Valid
|
|
|
|
* 0x03, Vsmps3HwHPReq2Valid
|
|
|
|
* 0x08, VanaHwHPReq2Valid
|
|
|
|
* 0x10, VpllHwHPReq2Valid
|
|
|
|
* 0x20, Vaux1HwHPReq2Valid
|
|
|
|
* 0x40, Vaux2HwHPReq2Valid
|
|
|
|
* 0x80, Vaux3HwHPReq2Valid
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUHWHPREQ2VALID1, 0x03, 0x0b, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x01, VextSupply1HwHPReq2Valid
|
|
|
|
* 0x02, VextSupply2HwHPReq2Valid
|
|
|
|
* 0x04, VextSupply3HwHPReq2Valid
|
|
|
|
* 0x08, VmodHwHPReq2Valid
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUHWHPREQ2VALID2, 0x03, 0x0c, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x01, VapeSwHPReqValid
|
|
|
|
* 0x02, VarmSwHPReqValid
|
|
|
|
* 0x04, Vsmps1SwHPReqValid
|
|
|
|
* 0x08, Vsmps2SwHPReqValid
|
|
|
|
* 0x10, Vsmps3SwHPReqValid
|
|
|
|
* 0x20, VanaSwHPReqValid
|
|
|
|
* 0x40, VpllSwHPReqValid
|
|
|
|
* 0x80, Vaux1SwHPReqValid
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUSWHPREQVALID1, 0x03, 0x0d, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x01, Vaux2SwHPReqValid
|
|
|
|
* 0x02, Vaux3SwHPReqValid
|
|
|
|
* 0x04, VextSupply1SwHPReqValid
|
|
|
|
* 0x08, VextSupply2SwHPReqValid
|
|
|
|
* 0x10, VextSupply3SwHPReqValid
|
|
|
|
* 0x20, VmodSwHPReqValid
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUSWHPREQVALID2, 0x03, 0x0e, 0x3f),
|
|
|
|
/*
|
|
|
|
* 0x02, SysClkReq2Valid1
|
|
|
|
* ...
|
|
|
|
* 0x80, SysClkReq8Valid1
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUSYSCLKREQVALID1, 0x03, 0x0f, 0xfe),
|
|
|
|
/*
|
|
|
|
* 0x02, SysClkReq2Valid2
|
|
|
|
* ...
|
|
|
|
* 0x80, SysClkReq8Valid2
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUSYSCLKREQVALID2, 0x03, 0x10, 0xfe),
|
|
|
|
/*
|
|
|
|
* 0x01, Vaux4SwHPReqValid
|
|
|
|
* 0x02, Vaux4HwHPReq2Valid
|
|
|
|
* 0x04, Vaux4HwHPReq1Valid
|
|
|
|
* 0x08, Vaux4SysClkReq1HPValid
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUVAUX4REQVALID, 0x03, 0x11, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x02, VTVoutEna
|
|
|
|
* 0x04, Vintcore12Ena
|
|
|
|
* 0x38, Vintcore12Sel
|
|
|
|
* 0x40, Vintcore12LP
|
|
|
|
* 0x80, VTVoutLP
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUMISC1, 0x03, 0x80, 0xfe),
|
|
|
|
/*
|
|
|
|
* 0x02, VaudioEna
|
|
|
|
* 0x04, VdmicEna
|
|
|
|
* 0x08, Vamic1Ena
|
|
|
|
* 0x10, Vamic2Ena
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VAUDIOSUPPLY, 0x03, 0x83, 0x1e),
|
|
|
|
/*
|
|
|
|
* 0x01, Vamic1_dzout
|
|
|
|
* 0x02, Vamic2_dzout
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUCTRL1VAMIC, 0x03, 0x84, 0x03),
|
|
|
|
/*
|
|
|
|
* 0x03, Vsmps1Regu
|
|
|
|
* 0x0c, Vsmps1SelCtrl
|
|
|
|
* 0x10, Vsmps1AutoMode
|
|
|
|
* 0x20, Vsmps1PWMMode
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS1REGU, 0x04, 0x03, 0x3f),
|
|
|
|
/*
|
|
|
|
* 0x03, Vsmps2Regu
|
|
|
|
* 0x0c, Vsmps2SelCtrl
|
|
|
|
* 0x10, Vsmps2AutoMode
|
|
|
|
* 0x20, Vsmps2PWMMode
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS2REGU, 0x04, 0x04, 0x3f),
|
|
|
|
/*
|
|
|
|
* 0x03, Vsmps3Regu
|
|
|
|
* 0x0c, Vsmps3SelCtrl
|
|
|
|
* NOTE! PRCMU register
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS3REGU, 0x04, 0x05, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x03, VpllRegu
|
|
|
|
* 0x0c, VanaRegu
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VPLLVANAREGU, 0x04, 0x06, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x03, VextSupply1Regu
|
|
|
|
* 0x0c, VextSupply2Regu
|
|
|
|
* 0x30, VextSupply3Regu
|
|
|
|
* 0x40, ExtSupply2Bypass
|
|
|
|
* 0x80, ExtSupply3Bypass
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_EXTSUPPLYREGU, 0x04, 0x08, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x03, Vaux1Regu
|
|
|
|
* 0x0c, Vaux2Regu
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VAUX12REGU, 0x04, 0x09, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x0c, Vrf1Regu
|
|
|
|
* 0x03, Vaux3Regu
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VRF1VAUX3REGU, 0x04, 0x0a, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x3f, Vsmps1Sel1
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS1SEL1, 0x04, 0x13, 0x3f),
|
|
|
|
/*
|
|
|
|
* 0x3f, Vsmps1Sel2
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS1SEL2, 0x04, 0x14, 0x3f),
|
|
|
|
/*
|
|
|
|
* 0x3f, Vsmps1Sel3
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS1SEL3, 0x04, 0x15, 0x3f),
|
|
|
|
/*
|
|
|
|
* 0x3f, Vsmps2Sel1
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS2SEL1, 0x04, 0x17, 0x3f),
|
|
|
|
/*
|
|
|
|
* 0x3f, Vsmps2Sel2
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS2SEL2, 0x04, 0x18, 0x3f),
|
|
|
|
/*
|
|
|
|
* 0x3f, Vsmps2Sel3
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS2SEL3, 0x04, 0x19, 0x3f),
|
|
|
|
/*
|
|
|
|
* 0x7f, Vsmps3Sel1
|
|
|
|
* NOTE! PRCMU register
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS3SEL1, 0x04, 0x1b, 0x7f),
|
|
|
|
/*
|
|
|
|
* 0x7f, Vsmps3Sel2
|
|
|
|
* NOTE! PRCMU register
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VSMPS3SEL2, 0x04, 0x1c, 0x7f),
|
|
|
|
/*
|
|
|
|
* 0x0f, Vaux1Sel
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VAUX1SEL, 0x04, 0x1f, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x0f, Vaux2Sel
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VAUX2SEL, 0x04, 0x20, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x07, Vaux3Sel
|
|
|
|
* 0x30, Vrf1Sel
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VRF1VAUX3SEL, 0x04, 0x21, 0x37),
|
|
|
|
/*
|
|
|
|
* 0x01, VextSupply12LP
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUCTRL2SPARE, 0x04, 0x22, 0x01),
|
|
|
|
/*
|
|
|
|
* 0x03, Vaux4RequestCtrl
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VAUX4REQCTRL, 0x04, 0x2d, 0x03),
|
|
|
|
/*
|
|
|
|
* 0x03, Vaux4Regu
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VAUX4REGU, 0x04, 0x2e, 0x03),
|
|
|
|
/*
|
|
|
|
* 0x08, Vaux4Sel
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_VAUX4SEL, 0x04, 0x2f, 0x0f),
|
|
|
|
/*
|
|
|
|
* 0x01, VpllDisch
|
|
|
|
* 0x02, Vrf1Disch
|
|
|
|
* 0x04, Vaux1Disch
|
|
|
|
* 0x08, Vaux2Disch
|
|
|
|
* 0x10, Vaux3Disch
|
|
|
|
* 0x20, Vintcore12Disch
|
|
|
|
* 0x40, VTVoutDisch
|
|
|
|
* 0x80, VaudioDisch
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUCTRLDISCH, 0x04, 0x43, 0xff),
|
|
|
|
/*
|
|
|
|
* 0x01, VsimDisch
|
|
|
|
* 0x02, VanaDisch
|
|
|
|
* 0x04, VdmicPullDownEna
|
|
|
|
* 0x08, VpllPullDownEna
|
|
|
|
* 0x10, VdmicDisch
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUCTRLDISCH2, 0x04, 0x44, 0x1f),
|
|
|
|
/*
|
|
|
|
* 0x01, Vaux4Disch
|
|
|
|
*/
|
|
|
|
REG_INIT(AB9540_REGUCTRLDISCH3, 0x04, 0x48, 0x01),
|
|
|
|
};
|
|
|
|
|
2013-03-21 23:59:01 +08:00
|
|
|
static int ab8500_regulator_init_registers(struct platform_device *pdev,
|
2013-03-29 00:11:10 +08:00
|
|
|
struct ab8500_reg_init *reg_init,
|
2013-03-21 23:59:01 +08:00
|
|
|
int id, int mask, int value)
|
2012-05-17 21:45:14 +08:00
|
|
|
{
|
|
|
|
int err;
|
|
|
|
|
2013-03-21 23:59:01 +08:00
|
|
|
BUG_ON(value & ~mask);
|
2013-03-29 00:11:10 +08:00
|
|
|
BUG_ON(mask & ~reg_init[id].mask);
|
2012-05-17 21:45:14 +08:00
|
|
|
|
2013-03-21 23:59:01 +08:00
|
|
|
/* initialize register */
|
2012-05-17 21:45:14 +08:00
|
|
|
err = abx500_mask_and_set_register_interruptible(
|
|
|
|
&pdev->dev,
|
2013-03-29 00:11:10 +08:00
|
|
|
reg_init[id].bank,
|
|
|
|
reg_init[id].addr,
|
2013-03-21 23:59:01 +08:00
|
|
|
mask, value);
|
2012-05-17 21:45:14 +08:00
|
|
|
if (err < 0) {
|
|
|
|
dev_err(&pdev->dev,
|
|
|
|
"Failed to initialize 0x%02x, 0x%02x.\n",
|
2013-03-29 00:11:10 +08:00
|
|
|
reg_init[id].bank,
|
|
|
|
reg_init[id].addr);
|
2012-05-17 21:45:14 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
dev_vdbg(&pdev->dev,
|
2013-03-21 23:59:01 +08:00
|
|
|
" init: 0x%02x, 0x%02x, 0x%02x, 0x%02x\n",
|
2013-03-29 00:11:10 +08:00
|
|
|
reg_init[id].bank,
|
|
|
|
reg_init[id].addr,
|
2013-03-21 23:59:01 +08:00
|
|
|
mask, value);
|
2012-05-17 21:45:14 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-11-20 02:22:22 +08:00
|
|
|
static int ab8500_regulator_register(struct platform_device *pdev,
|
2013-03-29 00:11:10 +08:00
|
|
|
struct regulator_init_data *init_data,
|
|
|
|
struct ab8500_regulator_info *regulator_info,
|
|
|
|
int id, struct device_node *np)
|
2012-05-17 21:45:14 +08:00
|
|
|
{
|
2013-03-29 00:11:11 +08:00
|
|
|
struct ab8500 *ab8500 = dev_get_drvdata(pdev->dev.parent);
|
2012-05-17 21:45:14 +08:00
|
|
|
struct ab8500_regulator_info *info = NULL;
|
|
|
|
struct regulator_config config = { };
|
|
|
|
int err;
|
|
|
|
|
|
|
|
/* assign per-regulator data */
|
2013-03-29 00:11:10 +08:00
|
|
|
info = ®ulator_info[id];
|
2012-05-17 21:45:14 +08:00
|
|
|
info->dev = &pdev->dev;
|
|
|
|
|
|
|
|
config.dev = &pdev->dev;
|
|
|
|
config.init_data = init_data;
|
|
|
|
config.driver_data = info;
|
|
|
|
config.of_node = np;
|
|
|
|
|
|
|
|
/* fix for hardware before ab8500v2.0 */
|
2013-03-29 00:11:11 +08:00
|
|
|
if (is_ab8500_1p1_or_earlier(ab8500)) {
|
2012-05-17 21:45:14 +08:00
|
|
|
if (info->desc.id == AB8500_LDO_AUX3) {
|
|
|
|
info->desc.n_voltages =
|
|
|
|
ARRAY_SIZE(ldo_vauxn_voltages);
|
2012-05-20 10:33:35 +08:00
|
|
|
info->desc.volt_table = ldo_vauxn_voltages;
|
2012-05-17 21:45:14 +08:00
|
|
|
info->voltage_mask = 0xf;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* register regulator with framework */
|
|
|
|
info->regulator = regulator_register(&info->desc, &config);
|
|
|
|
if (IS_ERR(info->regulator)) {
|
|
|
|
err = PTR_ERR(info->regulator);
|
|
|
|
dev_err(&pdev->dev, "failed to register regulator %s\n",
|
|
|
|
info->desc.name);
|
|
|
|
/* when we fail, un-register all earlier regulators */
|
|
|
|
while (--id >= 0) {
|
2013-03-29 00:11:10 +08:00
|
|
|
info = ®ulator_info[id];
|
2012-05-17 21:45:14 +08:00
|
|
|
regulator_unregister(info->regulator);
|
|
|
|
}
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-03-29 00:11:10 +08:00
|
|
|
static struct of_regulator_match ab8500_regulator_match[] = {
|
2012-05-30 12:47:26 +08:00
|
|
|
{ .name = "ab8500_ldo_aux1", .driver_data = (void *) AB8500_LDO_AUX1, },
|
|
|
|
{ .name = "ab8500_ldo_aux2", .driver_data = (void *) AB8500_LDO_AUX2, },
|
|
|
|
{ .name = "ab8500_ldo_aux3", .driver_data = (void *) AB8500_LDO_AUX3, },
|
|
|
|
{ .name = "ab8500_ldo_intcore", .driver_data = (void *) AB8500_LDO_INTCORE, },
|
|
|
|
{ .name = "ab8500_ldo_tvout", .driver_data = (void *) AB8500_LDO_TVOUT, },
|
|
|
|
{ .name = "ab8500_ldo_audio", .driver_data = (void *) AB8500_LDO_AUDIO, },
|
|
|
|
{ .name = "ab8500_ldo_anamic1", .driver_data = (void *) AB8500_LDO_ANAMIC1, },
|
|
|
|
{ .name = "ab8500_ldo_amamic2", .driver_data = (void *) AB8500_LDO_ANAMIC2, },
|
|
|
|
{ .name = "ab8500_ldo_dmic", .driver_data = (void *) AB8500_LDO_DMIC, },
|
|
|
|
{ .name = "ab8500_ldo_ana", .driver_data = (void *) AB8500_LDO_ANA, },
|
2012-05-17 21:45:16 +08:00
|
|
|
};
|
|
|
|
|
2013-03-29 00:11:11 +08:00
|
|
|
static struct of_regulator_match ab9540_regulator_match[] = {
|
|
|
|
{ .name = "ab8500_ldo_aux1", .driver_data = (void *) AB9540_LDO_AUX1, },
|
|
|
|
{ .name = "ab8500_ldo_aux2", .driver_data = (void *) AB9540_LDO_AUX2, },
|
|
|
|
{ .name = "ab8500_ldo_aux3", .driver_data = (void *) AB9540_LDO_AUX3, },
|
|
|
|
{ .name = "ab8500_ldo_aux4", .driver_data = (void *) AB9540_LDO_AUX4, },
|
|
|
|
{ .name = "ab8500_ldo_intcore", .driver_data = (void *) AB9540_LDO_INTCORE, },
|
|
|
|
{ .name = "ab8500_ldo_tvout", .driver_data = (void *) AB9540_LDO_TVOUT, },
|
|
|
|
{ .name = "ab8500_ldo_audio", .driver_data = (void *) AB9540_LDO_AUDIO, },
|
|
|
|
{ .name = "ab8500_ldo_anamic1", .driver_data = (void *) AB9540_LDO_ANAMIC1, },
|
|
|
|
{ .name = "ab8500_ldo_amamic2", .driver_data = (void *) AB9540_LDO_ANAMIC2, },
|
|
|
|
{ .name = "ab8500_ldo_dmic", .driver_data = (void *) AB9540_LDO_DMIC, },
|
|
|
|
{ .name = "ab8500_ldo_ana", .driver_data = (void *) AB9540_LDO_ANA, },
|
|
|
|
};
|
|
|
|
|
2012-11-20 02:22:22 +08:00
|
|
|
static int
|
2013-03-29 00:11:10 +08:00
|
|
|
ab8500_regulator_of_probe(struct platform_device *pdev,
|
|
|
|
struct ab8500_regulator_info *regulator_info,
|
|
|
|
int regulator_info_size,
|
|
|
|
struct of_regulator_match *match,
|
|
|
|
struct device_node *np)
|
2012-05-17 21:45:16 +08:00
|
|
|
{
|
|
|
|
int err, i;
|
|
|
|
|
2013-03-29 00:11:10 +08:00
|
|
|
for (i = 0; i < regulator_info_size; i++) {
|
2012-05-17 21:45:16 +08:00
|
|
|
err = ab8500_regulator_register(
|
2013-03-29 00:11:10 +08:00
|
|
|
pdev, match[i].init_data, regulator_info,
|
|
|
|
i, match[i].of_node);
|
2012-05-17 21:45:16 +08:00
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-11-20 02:22:22 +08:00
|
|
|
static int ab8500_regulator_probe(struct platform_device *pdev)
|
2010-07-14 00:18:56 +08:00
|
|
|
{
|
|
|
|
struct ab8500 *ab8500 = dev_get_drvdata(pdev->dev.parent);
|
2012-05-17 21:45:16 +08:00
|
|
|
struct device_node *np = pdev->dev.of_node;
|
2013-03-29 00:11:10 +08:00
|
|
|
struct of_regulator_match *match;
|
2013-03-21 23:59:03 +08:00
|
|
|
struct ab8500_platform_data *ppdata;
|
|
|
|
struct ab8500_regulator_platform_data *pdata;
|
2010-07-14 00:18:56 +08:00
|
|
|
int i, err;
|
2013-03-29 00:11:10 +08:00
|
|
|
struct ab8500_regulator_info *regulator_info;
|
|
|
|
int regulator_info_size;
|
|
|
|
struct ab8500_reg_init *reg_init;
|
|
|
|
int reg_init_size;
|
|
|
|
|
2013-03-29 00:11:11 +08:00
|
|
|
if (is_ab9540(ab8500)) {
|
|
|
|
regulator_info = ab9540_regulator_info;
|
|
|
|
regulator_info_size = ARRAY_SIZE(ab9540_regulator_info);
|
|
|
|
reg_init = ab9540_reg_init;
|
|
|
|
reg_init_size = AB9540_NUM_REGULATOR_REGISTERS;
|
|
|
|
match = ab9540_regulator_match;
|
|
|
|
match_size = ARRAY_SIZE(ab9540_regulator_match)
|
|
|
|
} else {
|
|
|
|
regulator_info = ab8500_regulator_info;
|
|
|
|
regulator_info_size = ARRAY_SIZE(ab8500_regulator_info);
|
|
|
|
reg_init = ab8500_reg_init;
|
|
|
|
reg_init_size = AB8500_NUM_REGULATOR_REGISTERS;
|
|
|
|
match = ab8500_regulator_match;
|
|
|
|
match_size = ARRAY_SIZE(ab8500_regulator_match)
|
|
|
|
}
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2012-05-17 21:45:16 +08:00
|
|
|
if (np) {
|
2013-03-29 00:11:10 +08:00
|
|
|
err = of_regulator_match(&pdev->dev, np, match, match_size);
|
2012-05-17 21:45:16 +08:00
|
|
|
if (err < 0) {
|
|
|
|
dev_err(&pdev->dev,
|
|
|
|
"Error parsing regulator init data: %d\n", err);
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
2013-03-29 00:11:10 +08:00
|
|
|
err = ab8500_regulator_of_probe(pdev, regulator_info,
|
|
|
|
regulator_info_size, match, np);
|
2012-05-17 21:45:16 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
2010-07-14 00:18:56 +08:00
|
|
|
if (!ab8500) {
|
|
|
|
dev_err(&pdev->dev, "null mfd parent\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
2013-03-21 23:59:03 +08:00
|
|
|
|
|
|
|
ppdata = dev_get_platdata(ab8500->dev);
|
|
|
|
if (!ppdata) {
|
|
|
|
dev_err(&pdev->dev, "null parent pdata\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
pdata = ppdata->regulator;
|
2010-12-10 18:08:45 +08:00
|
|
|
if (!pdata) {
|
|
|
|
dev_err(&pdev->dev, "null pdata\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2010-12-10 18:08:40 +08:00
|
|
|
/* make sure the platform data has the correct size */
|
2013-03-29 00:11:10 +08:00
|
|
|
if (pdata->num_regulator != regulator_info_size) {
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
dev_err(&pdev->dev, "Configuration error: size mismatch.\n");
|
2010-12-10 18:08:40 +08:00
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2013-03-29 00:11:09 +08:00
|
|
|
/* initialize debug (initial state is recorded with this call) */
|
|
|
|
err = ab8500_regulator_debug_init(pdev);
|
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
/* initialize registers */
|
2013-03-21 23:59:03 +08:00
|
|
|
for (i = 0; i < pdata->num_reg_init; i++) {
|
2013-03-21 23:59:01 +08:00
|
|
|
int id, mask, value;
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
|
2013-03-21 23:59:03 +08:00
|
|
|
id = pdata->reg_init[i].id;
|
|
|
|
mask = pdata->reg_init[i].mask;
|
|
|
|
value = pdata->reg_init[i].value;
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
|
|
|
|
/* check for configuration errors */
|
2013-03-21 23:59:01 +08:00
|
|
|
BUG_ON(id >= AB8500_NUM_REGULATOR_REGISTERS);
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
|
2013-03-29 00:11:10 +08:00
|
|
|
err = ab8500_regulator_init_registers(pdev, reg_init, id, mask, value);
|
2012-05-17 21:45:14 +08:00
|
|
|
if (err < 0)
|
regulator: initialization for ab8500 regulators
The regulators on the AB8500 have a lot of custom
hardware control settings pertaining to 8 external
signals, settings which are board-specific and need
be provided from the platform at startup.
Initialization added for regulators Vana, VextSupply1,
VextSupply2, VextSupply3, Vaux1, Vaux2, Vaux3, VTVout,
Vintcore12, Vaudio, Vdmic, Vamic1, Vamic2, VrefDDR.
Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
Reviewed-by: Rickard Andersson <rickard.andersson@stericsson.com>
Reviewed-by: Jonas Aberg <jonas.aberg@stericsson.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
2011-03-11 18:54:46 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
2013-03-29 00:11:01 +08:00
|
|
|
/* register external regulators (before Vaux1, 2 and 3) */
|
|
|
|
err = ab8500_ext_regulator_init(pdev);
|
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
|
2010-07-14 00:18:56 +08:00
|
|
|
/* register all regulators */
|
2013-03-29 00:11:10 +08:00
|
|
|
for (i = 0; i < regulator_info_size; i++) {
|
|
|
|
err = ab8500_regulator_register(pdev, &pdata->regulator[i],
|
|
|
|
regulator_info, i, NULL);
|
2012-05-17 21:45:14 +08:00
|
|
|
if (err < 0)
|
2010-07-14 00:18:56 +08:00
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-11-20 02:26:10 +08:00
|
|
|
static int ab8500_regulator_remove(struct platform_device *pdev)
|
2010-07-14 00:18:56 +08:00
|
|
|
{
|
2013-03-29 00:11:01 +08:00
|
|
|
int i, err;
|
2013-03-29 00:11:11 +08:00
|
|
|
struct ab8500 *ab8500 = dev_get_drvdata(pdev->dev.parent);
|
2013-03-29 00:11:10 +08:00
|
|
|
struct ab8500_regulator_info *regulator_info;
|
|
|
|
int regulator_info_size;
|
2010-07-14 00:18:56 +08:00
|
|
|
|
2013-03-29 00:11:11 +08:00
|
|
|
|
|
|
|
if (is_ab9540(ab8500)) {
|
|
|
|
regulator_info = ab9540_regulator_info;
|
|
|
|
regulator_info_size = ARRAY_SIZE(ab9540_regulator_info);
|
|
|
|
} else {
|
|
|
|
regulator_info = ab8500_regulator_info;
|
|
|
|
regulator_info_size = ARRAY_SIZE(ab8500_regulator_info);
|
|
|
|
}
|
2013-03-29 00:11:10 +08:00
|
|
|
|
|
|
|
for (i = 0; i < regulator_info_size; i++) {
|
2010-07-14 00:18:56 +08:00
|
|
|
struct ab8500_regulator_info *info = NULL;
|
2013-03-29 00:11:10 +08:00
|
|
|
info = ®ulator_info[i];
|
2010-12-10 18:08:46 +08:00
|
|
|
|
|
|
|
dev_vdbg(rdev_get_dev(info->regulator),
|
|
|
|
"%s-remove\n", info->desc.name);
|
|
|
|
|
2010-07-14 00:18:56 +08:00
|
|
|
regulator_unregister(info->regulator);
|
|
|
|
}
|
|
|
|
|
2013-03-29 00:11:01 +08:00
|
|
|
/* remove external regulators (after Vaux1, 2 and 3) */
|
|
|
|
err = ab8500_ext_regulator_exit(pdev);
|
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
|
2013-03-29 00:11:09 +08:00
|
|
|
/* remove regulator debug */
|
|
|
|
err = ab8500_regulator_debug_exit(pdev);
|
|
|
|
if (err)
|
|
|
|
return err;
|
|
|
|
|
2010-07-14 00:18:56 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver ab8500_regulator_driver = {
|
|
|
|
.probe = ab8500_regulator_probe,
|
2012-11-20 02:20:42 +08:00
|
|
|
.remove = ab8500_regulator_remove,
|
2010-07-14 00:18:56 +08:00
|
|
|
.driver = {
|
|
|
|
.name = "ab8500-regulator",
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init ab8500_regulator_init(void)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = platform_driver_register(&ab8500_regulator_driver);
|
|
|
|
if (ret != 0)
|
|
|
|
pr_err("Failed to register ab8500 regulator: %d\n", ret);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
subsys_initcall(ab8500_regulator_init);
|
|
|
|
|
|
|
|
static void __exit ab8500_regulator_exit(void)
|
|
|
|
{
|
|
|
|
platform_driver_unregister(&ab8500_regulator_driver);
|
|
|
|
}
|
|
|
|
module_exit(ab8500_regulator_exit);
|
|
|
|
|
|
|
|
MODULE_LICENSE("GPL v2");
|
|
|
|
MODULE_AUTHOR("Sundar Iyer <sundar.iyer@stericsson.com>");
|
2013-03-21 23:59:03 +08:00
|
|
|
MODULE_AUTHOR("Bengt Jonsson <bengt.g.jonsson@stericsson.com>");
|
2010-07-14 00:18:56 +08:00
|
|
|
MODULE_DESCRIPTION("Regulator Driver for ST-Ericsson AB8500 Mixed-Sig PMIC");
|
|
|
|
MODULE_ALIAS("platform:ab8500-regulator");
|