2010-01-22 08:53:02 +08:00
|
|
|
if ARCH_TEGRA
|
|
|
|
|
|
|
|
comment "NVIDIA Tegra options"
|
|
|
|
|
|
|
|
config ARCH_TEGRA_2x_SOC
|
2011-12-14 23:03:25 +08:00
|
|
|
bool "Enable support for Tegra20 family"
|
2010-01-22 08:53:02 +08:00
|
|
|
select CPU_V7
|
|
|
|
select ARM_GIC
|
2010-03-16 10:40:06 +08:00
|
|
|
select ARCH_REQUIRE_GPIOLIB
|
2012-02-02 05:04:48 +08:00
|
|
|
select PINCTRL
|
|
|
|
select PINCTRL_TEGRA20
|
2011-03-10 08:28:55 +08:00
|
|
|
select USB_ARCH_HAS_EHCI if USB_SUPPORT
|
2012-03-03 06:26:00 +08:00
|
|
|
select USB_ULPI if USB
|
2011-03-10 08:28:55 +08:00
|
|
|
select USB_ULPI_VIEWPORT if USB_SUPPORT
|
2012-02-15 04:39:39 +08:00
|
|
|
select ARM_ERRATA_720789
|
|
|
|
select ARM_ERRATA_742230
|
|
|
|
select ARM_ERRATA_751472
|
|
|
|
select ARM_ERRATA_754327
|
|
|
|
select ARM_ERRATA_764369
|
|
|
|
select PL310_ERRATA_727915 if CACHE_L2X0
|
|
|
|
select PL310_ERRATA_769419 if CACHE_L2X0
|
2012-03-03 04:58:28 +08:00
|
|
|
select CPU_FREQ_TABLE if CPU_FREQ
|
2010-01-22 08:53:02 +08:00
|
|
|
help
|
|
|
|
Support for NVIDIA Tegra AP20 and T20 processors, based on the
|
|
|
|
ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
|
|
|
|
|
2011-12-14 23:03:25 +08:00
|
|
|
config ARCH_TEGRA_3x_SOC
|
|
|
|
bool "Enable support for Tegra30 family"
|
|
|
|
select CPU_V7
|
|
|
|
select ARM_GIC
|
|
|
|
select ARCH_REQUIRE_GPIOLIB
|
2012-02-02 05:04:48 +08:00
|
|
|
select PINCTRL
|
|
|
|
select PINCTRL_TEGRA30
|
2011-12-14 23:03:25 +08:00
|
|
|
select USB_ARCH_HAS_EHCI if USB_SUPPORT
|
2012-03-03 06:26:00 +08:00
|
|
|
select USB_ULPI if USB
|
2011-12-14 23:03:25 +08:00
|
|
|
select USB_ULPI_VIEWPORT if USB_SUPPORT
|
2012-02-15 04:39:39 +08:00
|
|
|
select ARM_ERRATA_743622
|
|
|
|
select ARM_ERRATA_751472
|
|
|
|
select ARM_ERRATA_754322
|
|
|
|
select ARM_ERRATA_764369
|
|
|
|
select PL310_ERRATA_769419 if CACHE_L2X0
|
2012-03-03 04:58:28 +08:00
|
|
|
select CPU_FREQ_TABLE if CPU_FREQ
|
2011-12-14 23:03:25 +08:00
|
|
|
help
|
|
|
|
Support for NVIDIA Tegra T30 processor family, based on the
|
|
|
|
ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
|
2010-01-22 08:53:02 +08:00
|
|
|
|
2010-09-27 17:26:33 +08:00
|
|
|
config TEGRA_PCI
|
|
|
|
bool "PCI Express support"
|
2011-12-14 23:03:14 +08:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2010-09-27 17:26:33 +08:00
|
|
|
select PCI
|
|
|
|
|
2012-05-07 18:24:48 +08:00
|
|
|
config TEGRA_AHB
|
|
|
|
bool "Enable AHB driver for NVIDIA Tegra SoCs"
|
|
|
|
default y
|
|
|
|
help
|
|
|
|
Adds AHB configuration functionality for NVIDIA Tegra SoCs,
|
|
|
|
which controls AHB bus master arbitration and some
|
|
|
|
perfomance parameters(priority, prefech size).
|
|
|
|
|
2010-01-22 08:53:02 +08:00
|
|
|
comment "Tegra board type"
|
|
|
|
|
|
|
|
choice
|
2012-03-27 02:49:57 +08:00
|
|
|
prompt "Default low-level debug console UART"
|
2010-01-22 08:53:02 +08:00
|
|
|
default TEGRA_DEBUG_UART_NONE
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UART_NONE
|
|
|
|
bool "None"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTA
|
|
|
|
bool "UART-A"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTB
|
|
|
|
bool "UART-B"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTC
|
|
|
|
bool "UART-C"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTD
|
|
|
|
bool "UART-D"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTE
|
|
|
|
bool "UART-E"
|
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
2012-03-27 02:49:57 +08:00
|
|
|
choice
|
|
|
|
prompt "Automatic low-level debug console UART"
|
|
|
|
default TEGRA_DEBUG_UART_AUTO_NONE
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UART_AUTO_NONE
|
|
|
|
bool "None"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UART_AUTO_ODMDATA
|
|
|
|
bool "Via ODMDATA"
|
|
|
|
help
|
|
|
|
Automatically determines which UART to use for low-level debug based
|
|
|
|
on the ODMDATA value. This value is part of the BCT, and is written
|
|
|
|
to the boot memory device using nvflash, or other flashing tool.
|
|
|
|
When bits 19:18 are 3, then bits 17:15 indicate which UART to use;
|
|
|
|
0/1/2/3/4 are UART A/B/C/D/E.
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UART_AUTO_SCRATCH
|
|
|
|
bool "Via UART scratch register"
|
|
|
|
help
|
|
|
|
Automatically determines which UART to use for low-level debug based
|
|
|
|
on the UART scratch register value. Some bootloaders put ASCII 'D'
|
|
|
|
in this register when they initialize their own console UART output.
|
|
|
|
Using this option allows the kernel to automatically pick the same
|
|
|
|
UART.
|
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
2011-02-13 10:22:49 +08:00
|
|
|
config TEGRA_EMC_SCALING_ENABLE
|
|
|
|
bool "Enable scaling the memory frequency"
|
2011-02-23 04:35:24 +08:00
|
|
|
|
|
|
|
endif
|