drm/amd/pp: Workaround flickering issue on RV
Screen flickering observed while running 1080p video using MPV_VAAPI/VDPAU with 4x4K@60 monitors Need to set higher mclk in this configuration. Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Rex Zhu <Rex.Zhu@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
20b6b7885d
commit
01233b8073
|
@ -600,7 +600,10 @@ static int smu10_dpm_force_dpm_level(struct pp_hwmgr *hwmgr,
|
||||||
data->gfx_min_freq_limit/100);
|
data->gfx_min_freq_limit/100);
|
||||||
smum_send_msg_to_smc_with_parameter(hwmgr,
|
smum_send_msg_to_smc_with_parameter(hwmgr,
|
||||||
PPSMC_MSG_SetHardMinFclkByFreq,
|
PPSMC_MSG_SetHardMinFclkByFreq,
|
||||||
|
hwmgr->display_config->num_display > 3 ?
|
||||||
|
SMU10_UMD_PSTATE_PEAK_FCLK :
|
||||||
SMU10_UMD_PSTATE_MIN_FCLK);
|
SMU10_UMD_PSTATE_MIN_FCLK);
|
||||||
|
|
||||||
smum_send_msg_to_smc_with_parameter(hwmgr,
|
smum_send_msg_to_smc_with_parameter(hwmgr,
|
||||||
PPSMC_MSG_SetHardMinSocclkByFreq,
|
PPSMC_MSG_SetHardMinSocclkByFreq,
|
||||||
SMU10_UMD_PSTATE_MIN_SOCCLK);
|
SMU10_UMD_PSTATE_MIN_SOCCLK);
|
||||||
|
|
Loading…
Reference in New Issue