driver:stmmac: Adjust time stamp increase for 0.465 ns accurate only when Time stamp binary rollover is set.
The synopsys spec says When TSCRLSSR is cleard, the rollover value of sub-second register is 0x7FFFFFFF(0.465 ns per clock). Signed-off-by: Sonic Zhang <sonic.zhang@analog.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
c08751c851
commit
0cf915809c
|
@ -45,8 +45,8 @@ static void stmmac_config_sub_second_increment(void __iomem *ioaddr)
|
||||||
data = (1000000000ULL / 50000000);
|
data = (1000000000ULL / 50000000);
|
||||||
|
|
||||||
/* 0.465ns accuracy */
|
/* 0.465ns accuracy */
|
||||||
if (value & PTP_TCR_TSCTRLSSR)
|
if (!(value & PTP_TCR_TSCTRLSSR))
|
||||||
data = (data * 100) / 465;
|
data = (data * 1000) / 465;
|
||||||
|
|
||||||
writel(data, ioaddr + PTP_SSIR);
|
writel(data, ioaddr + PTP_SSIR);
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue