ASoC: wm8955: Fix setting wrong register for WM8955_K_8_0_MASK bits
WM8955_K_8_0_MASK bits is controlled by WM8955_PLL_CONTROL_3 rather than WM8955_PLL_CONTROL_2. Signed-off-by: Axel Lin <axel.lin@ingics.com> Acked-by: Charles Keepax <ckeepax@opensource.wolfsonmicro.com> Signed-off-by: Mark Brown <broonie@kernel.org> Cc: stable@vger.kernel.org
This commit is contained in:
parent
b787f68c36
commit
12c3500505
|
@ -298,7 +298,7 @@ static int wm8955_configure_clocking(struct snd_soc_codec *codec)
|
|||
snd_soc_update_bits(codec, WM8955_PLL_CONTROL_2,
|
||||
WM8955_K_17_9_MASK,
|
||||
(pll.k >> 9) & WM8955_K_17_9_MASK);
|
||||
snd_soc_update_bits(codec, WM8955_PLL_CONTROL_2,
|
||||
snd_soc_update_bits(codec, WM8955_PLL_CONTROL_3,
|
||||
WM8955_K_8_0_MASK,
|
||||
pll.k & WM8955_K_8_0_MASK);
|
||||
if (pll.k)
|
||||
|
|
Loading…
Reference in New Issue