mtd: devices: Provide header for shared OPCODEs and SFDP commands
JEDEC have helped to standardise a great deal of the commands which can be issued to a Serial Flash devices. Many of the Serial Flash Discoverable Parameters (SFDP) commands are generic across devices. This patch provides a shared point where these commands can be defined. Suggested-by: Mark Brown <broonie@kernel.org> Acked-by Angus Clark <angus.clark@st.com> Signed-off-by: Lee Jones <lee.jones@linaro.org> Signed-off-by: Brian Norris <computersforpeace@gmail.com>
This commit is contained in:
parent
1bd512b562
commit
5549fbd514
|
@ -0,0 +1,81 @@
|
|||
/*
|
||||
* Generic/SFDP Flash Commands and Device Capabilities
|
||||
*
|
||||
* Copyright (C) 2013 Lee Jones <lee.jones@lianro.org>
|
||||
*
|
||||
* This code is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef _MTD_SERIAL_FLASH_CMDS_H
|
||||
#define _MTD_SERIAL_FLASH_CMDS_H
|
||||
|
||||
/* Generic Flash Commands/OPCODEs */
|
||||
#define FLASH_CMD_WREN 0x06
|
||||
#define FLASH_CMD_WRDI 0x04
|
||||
#define FLASH_CMD_RDID 0x9f
|
||||
#define FLASH_CMD_RDSR 0x05
|
||||
#define FLASH_CMD_RDSR2 0x35
|
||||
#define FLASH_CMD_WRSR 0x01
|
||||
#define FLASH_CMD_SE_4K 0x20
|
||||
#define FLASH_CMD_SE_32K 0x52
|
||||
#define FLASH_CMD_SE 0xd8
|
||||
#define FLASH_CMD_CHIPERASE 0xc7
|
||||
#define FLASH_CMD_WRVCR 0x81
|
||||
#define FLASH_CMD_RDVCR 0x85
|
||||
|
||||
/* JEDEC Standard - Serial Flash Discoverable Parmeters (SFDP) Commands */
|
||||
#define FLASH_CMD_READ 0x03 /* READ */
|
||||
#define FLASH_CMD_READ_FAST 0x0b /* FAST READ */
|
||||
#define FLASH_CMD_READ_1_1_2 0x3b /* DUAL OUTPUT READ */
|
||||
#define FLASH_CMD_READ_1_2_2 0xbb /* DUAL I/O READ */
|
||||
#define FLASH_CMD_READ_1_1_4 0x6b /* QUAD OUTPUT READ */
|
||||
#define FLASH_CMD_READ_1_4_4 0xeb /* QUAD I/O READ */
|
||||
|
||||
#define FLASH_CMD_WRITE 0x02 /* PAGE PROGRAM */
|
||||
#define FLASH_CMD_WRITE_1_1_2 0xa2 /* DUAL INPUT PROGRAM */
|
||||
#define FLASH_CMD_WRITE_1_2_2 0xd2 /* DUAL INPUT EXT PROGRAM */
|
||||
#define FLASH_CMD_WRITE_1_1_4 0x32 /* QUAD INPUT PROGRAM */
|
||||
#define FLASH_CMD_WRITE_1_4_4 0x12 /* QUAD INPUT EXT PROGRAM */
|
||||
|
||||
#define FLASH_CMD_EN4B_ADDR 0xb7 /* Enter 4-byte address mode */
|
||||
#define FLASH_CMD_EX4B_ADDR 0xe9 /* Exit 4-byte address mode */
|
||||
|
||||
/* READ commands with 32-bit addressing */
|
||||
#define FLASH_CMD_READ4 0x13
|
||||
#define FLASH_CMD_READ4_FAST 0x0c
|
||||
#define FLASH_CMD_READ4_1_1_2 0x3c
|
||||
#define FLASH_CMD_READ4_1_2_2 0xbc
|
||||
#define FLASH_CMD_READ4_1_1_4 0x6c
|
||||
#define FLASH_CMD_READ4_1_4_4 0xec
|
||||
|
||||
/* Configuration flags */
|
||||
#define FLASH_FLAG_SINGLE 0x000000ff
|
||||
#define FLASH_FLAG_READ_WRITE 0x00000001
|
||||
#define FLASH_FLAG_READ_FAST 0x00000002
|
||||
#define FLASH_FLAG_SE_4K 0x00000004
|
||||
#define FLASH_FLAG_SE_32K 0x00000008
|
||||
#define FLASH_FLAG_CE 0x00000010
|
||||
#define FLASH_FLAG_32BIT_ADDR 0x00000020
|
||||
#define FLASH_FLAG_RESET 0x00000040
|
||||
#define FLASH_FLAG_DYB_LOCKING 0x00000080
|
||||
|
||||
#define FLASH_FLAG_DUAL 0x0000ff00
|
||||
#define FLASH_FLAG_READ_1_1_2 0x00000100
|
||||
#define FLASH_FLAG_READ_1_2_2 0x00000200
|
||||
#define FLASH_FLAG_READ_2_2_2 0x00000400
|
||||
#define FLASH_FLAG_WRITE_1_1_2 0x00001000
|
||||
#define FLASH_FLAG_WRITE_1_2_2 0x00002000
|
||||
#define FLASH_FLAG_WRITE_2_2_2 0x00004000
|
||||
|
||||
#define FLASH_FLAG_QUAD 0x00ff0000
|
||||
#define FLASH_FLAG_READ_1_1_4 0x00010000
|
||||
#define FLASH_FLAG_READ_1_4_4 0x00020000
|
||||
#define FLASH_FLAG_READ_4_4_4 0x00040000
|
||||
#define FLASH_FLAG_WRITE_1_1_4 0x00100000
|
||||
#define FLASH_FLAG_WRITE_1_4_4 0x00200000
|
||||
#define FLASH_FLAG_WRITE_4_4_4 0x00400000
|
||||
|
||||
#endif /* _MTD_SERIAL_FLASH_CMDS_H */
|
|
@ -21,6 +21,8 @@
|
|||
#include <linux/io.h>
|
||||
#include <linux/of.h>
|
||||
|
||||
#include "serial_flash_cmds.h"
|
||||
|
||||
/*
|
||||
* FSM SPI Controller Registers
|
||||
*/
|
||||
|
|
Loading…
Reference in New Issue