p71924506
/
linux_old1
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

ARM: dts: r8a7790: add cpu capacity-dmips-mhz information 

The following 'capacity-dmips-mhz' dt property values are used:

Cortex-A15: 1024, Cortex-A7: 539

They have been derived form the cpu_efficiency values:

Cortex-A15: 3891, Cortex-A7: 2048

by scaling them so that the Cortex-A15s (big cores) use 1024.

The cpu_efficiency values were originally derived from the "Big.LITTLE
Processing with ARM Cortex™-A15 & Cortex-A7" white paper
(http://www.cl.cam.ac.uk/~rdm34/big.LITTLE.pdf). Table 1 lists 1.9x
(3891/2048) as the Cortex-A15 vs Cortex-A7 performance ratio for the
Dhrystone benchmark.

The following platform is affected once cpu-invariant accounting
support is re-connected to the task scheduler:

r8a7790-lager

Signed-off-by: Dietmar Eggemann <dietmar.eggemann@arm.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Dietmar Eggemann 2017-08-30 15:41:20 +01:00 committed by Simon Horman
parent 2ee18841ff
commit 5bdc81259b
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/boot/dts/r8a7790.dtsi
View File

@ -56,6 +56,7 @@ cpu0: cpu@0 {
clock-latency = <300000>; /* 300 us */
power-domains = <&sysc R8A7790_PD_CA15_CPU0>;
next-level-cache = <&L2_CA15>;
capacity-dmips-mhz = <1024>;
/* kHz - uV - OPPs unknown yet */
operating-points = <1400000 1000000>,
@ -73,6 +74,7 @@ cpu1: cpu@1 {
clock-frequency = <1300000000>;
power-domains = <&sysc R8A7790_PD_CA15_CPU1>;
next-level-cache = <&L2_CA15>;
capacity-dmips-mhz = <1024>;
};
cpu2: cpu@2 {
@ -82,6 +84,7 @@ cpu2: cpu@2 {
clock-frequency = <1300000000>;
power-domains = <&sysc R8A7790_PD_CA15_CPU2>;
next-level-cache = <&L2_CA15>;
capacity-dmips-mhz = <1024>;
};
cpu3: cpu@3 {
@ -91,6 +94,7 @@ cpu3: cpu@3 {
clock-frequency = <1300000000>;
power-domains = <&sysc R8A7790_PD_CA15_CPU3>;
next-level-cache = <&L2_CA15>;
capacity-dmips-mhz = <1024>;
};
cpu4: cpu@100 {
@ -100,6 +104,7 @@ cpu4: cpu@100 {
clock-frequency = <780000000>;
power-domains = <&sysc R8A7790_PD_CA7_CPU0>;
next-level-cache = <&L2_CA7>;
capacity-dmips-mhz = <539>;
};
cpu5: cpu@101 {
@ -109,6 +114,7 @@ cpu5: cpu@101 {
clock-frequency = <780000000>;
power-domains = <&sysc R8A7790_PD_CA7_CPU1>;
next-level-cache = <&L2_CA7>;
capacity-dmips-mhz = <539>;
};
cpu6: cpu@102 {
@ -118,6 +124,7 @@ cpu6: cpu@102 {
clock-frequency = <780000000>;
power-domains = <&sysc R8A7790_PD_CA7_CPU2>;
next-level-cache = <&L2_CA7>;
capacity-dmips-mhz = <539>;
};
cpu7: cpu@103 {
@ -127,6 +134,7 @@ cpu7: cpu@103 {
clock-frequency = <780000000>;
power-domains = <&sysc R8A7790_PD_CA7_CPU3>;
next-level-cache = <&L2_CA7>;
capacity-dmips-mhz = <539>;
};
L2_CA15: cache-controller-0 {