p71924506
/
linux_old1
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

cxgb4: Mask out interrupts that are not enabled. 

There are rare cases where a PL_INT_CAUSE bit may end up getting
set when the corresponding PL_INT_ENABLE bit isn't set.

Signed-off-by: Vishal Kulkarni <vishal@chelsio.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Vishal Kulkarni 2019-02-17 09:45:30 +05:30 committed by David S. Miller
parent 3468ea4c25
commit 64ccfd2dbb
1 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/net/ethernet/chelsio/cxgb4/t4_hw.c
View File

@ -4962,7 +4962,13 @@ static void pl_intr_handler(struct adapter *adap)
*/ */
int t4_slow_intr_handler(struct adapter *adapter) int t4_slow_intr_handler(struct adapter *adapter)
{ {
u32 cause = t4_read_reg(adapter, PL_INT_CAUSE_A); /* There are rare cases where a PL_INT_CAUSE bit may end up getting
* set when the corresponding PL_INT_ENABLE bit isn't set. It's
* easiest just to mask that case here.
*/
u32 raw_cause = t4_read_reg(adapter, PL_INT_CAUSE_A);
u32 enable = t4_read_reg(adapter, PL_INT_ENABLE_A);
u32 cause = raw_cause & enable;
if (!(cause & GLBL_INTR_MASK)) if (!(cause & GLBL_INTR_MASK))
return 0; return 0;
@ -5014,7 +5020,7 @@ int t4_slow_intr_handler(struct adapter *adapter)
ulptx_intr_handler(adapter); ulptx_intr_handler(adapter);
/* Clear the interrupts just processed for which we are the master. */ /* Clear the interrupts just processed for which we are the master. */
t4_write_reg(adapter, PL_INT_CAUSE_A, cause & GLBL_INTR_MASK); t4_write_reg(adapter, PL_INT_CAUSE_A, raw_cause & GLBL_INTR_MASK);
(void)t4_read_reg(adapter, PL_INT_CAUSE_A); /* flush */ (void)t4_read_reg(adapter, PL_INT_CAUSE_A); /* flush */
return 1; return 1;
} }