mmc: sdhci: Remove SDHCI_QUIRK2_NEED_DELAY_AFTER_INT_CLK_RST
SDHCI_QUIRK2_NEED_DELAY_AFTER_INT_CLK_RST quirk is not used anymore so remove it. Signed-off-by: Ludovic Desroches <ludovic.desroches@atmel.com> Acked-by: Adrian Hunter <adrian.hunter@intel.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
parent
4e289a7d2f
commit
7758229135
|
@ -1186,8 +1186,6 @@ void sdhci_set_clock(struct sdhci_host *host, unsigned int clock)
|
||||||
host->mmc->actual_clock = 0;
|
host->mmc->actual_clock = 0;
|
||||||
|
|
||||||
sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL);
|
sdhci_writew(host, 0, SDHCI_CLOCK_CONTROL);
|
||||||
if (host->quirks2 & SDHCI_QUIRK2_NEED_DELAY_AFTER_INT_CLK_RST)
|
|
||||||
mdelay(1);
|
|
||||||
|
|
||||||
if (clock == 0)
|
if (clock == 0)
|
||||||
return;
|
return;
|
||||||
|
|
|
@ -417,11 +417,6 @@ struct sdhci_host {
|
||||||
#define SDHCI_QUIRK2_ACMD23_BROKEN (1<<14)
|
#define SDHCI_QUIRK2_ACMD23_BROKEN (1<<14)
|
||||||
/* Broken Clock divider zero in controller */
|
/* Broken Clock divider zero in controller */
|
||||||
#define SDHCI_QUIRK2_CLOCK_DIV_ZERO_BROKEN (1<<15)
|
#define SDHCI_QUIRK2_CLOCK_DIV_ZERO_BROKEN (1<<15)
|
||||||
/*
|
|
||||||
* When internal clock is disabled, a delay is needed before modifying the
|
|
||||||
* SD clock frequency or enabling back the internal clock.
|
|
||||||
*/
|
|
||||||
#define SDHCI_QUIRK2_NEED_DELAY_AFTER_INT_CLK_RST (1<<16)
|
|
||||||
|
|
||||||
int irq; /* Device IRQ */
|
int irq; /* Device IRQ */
|
||||||
void __iomem *ioaddr; /* Mapped address */
|
void __iomem *ioaddr; /* Mapped address */
|
||||||
|
|
Loading…
Reference in New Issue