ARM: dts: omap3-n900: Add SSI support
Add SSI device tree data for OMAP3 and Nokia N900. Signed-off-by: Sebastian Reichel <sre@kernel.org> Reviewed-by: Pavel Machek <pavel@ucw.cz> Tested-By: Ivaylo Dimitrov <ivo.g.dimitrov.75@gmail.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
This commit is contained in:
parent
dc94fabfc0
commit
782e25a42b
|
@ -203,6 +203,19 @@ wl1251_pins: pinmux_wl1251 {
|
|||
0x05a (PIN_INPUT | MUX_MODE4) /* gpio 42 => wl1251 irq */
|
||||
>;
|
||||
};
|
||||
|
||||
ssi_pins: pinmux_ssi {
|
||||
pinctrl-single,pins = <
|
||||
0x150 (PIN_INPUT_PULLUP | MUX_MODE1) /* ssi1_rdy_tx */
|
||||
0x14e (PIN_OUTPUT | MUX_MODE1) /* ssi1_flag_tx */
|
||||
0x152 (PIN_INPUT | WAKEUP_EN | MUX_MODE4) /* ssi1_wake_tx (cawake) */
|
||||
0x14c (PIN_OUTPUT | MUX_MODE1) /* ssi1_dat_tx */
|
||||
0x154 (PIN_INPUT | MUX_MODE1) /* ssi1_dat_rx */
|
||||
0x156 (PIN_INPUT | MUX_MODE1) /* ssi1_flag_rx */
|
||||
0x158 (PIN_OUTPUT | MUX_MODE1) /* ssi1_rdy_rx */
|
||||
0x15a (PIN_OUTPUT | MUX_MODE1) /* ssi1_wake */
|
||||
>;
|
||||
};
|
||||
};
|
||||
|
||||
&i2c1 {
|
||||
|
@ -720,3 +733,14 @@ venc_out: endpoint {
|
|||
&mcbsp2 {
|
||||
status = "ok";
|
||||
};
|
||||
|
||||
&ssi_port1 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&ssi_pins>;
|
||||
|
||||
ti,ssi-cawake-gpio = <&gpio5 23 GPIO_ACTIVE_HIGH>; /* 151 */
|
||||
};
|
||||
|
||||
&ssi_port2 {
|
||||
status = "disabled";
|
||||
};
|
|
@ -757,6 +757,51 @@ venc: encoder@48050c00 {
|
|||
clock-names = "fck";
|
||||
};
|
||||
};
|
||||
|
||||
ssi: ssi-controller@48058000 {
|
||||
compatible = "ti,omap3-ssi";
|
||||
ti,hwmods = "ssi";
|
||||
|
||||
status = "disabled";
|
||||
|
||||
reg = <0x48058000 0x1000>,
|
||||
<0x48059000 0x1000>;
|
||||
reg-names = "sys",
|
||||
"gdd";
|
||||
|
||||
interrupts = <71>;
|
||||
interrupt-names = "gdd_mpu";
|
||||
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
ssi_port1: ssi-port@4805a000 {
|
||||
compatible = "ti,omap3-ssi-port";
|
||||
|
||||
reg = <0x4805a000 0x800>,
|
||||
<0x4805a800 0x800>;
|
||||
reg-names = "tx",
|
||||
"rx";
|
||||
|
||||
interrupt-parent = <&intc>;
|
||||
interrupts = <67>,
|
||||
<68>;
|
||||
};
|
||||
|
||||
ssi_port2: ssi-port@4805b000 {
|
||||
compatible = "ti,omap3-ssi-port";
|
||||
|
||||
reg = <0x4805b000 0x800>,
|
||||
<0x4805b800 0x800>;
|
||||
reg-names = "tx",
|
||||
"rx";
|
||||
|
||||
interrupt-parent = <&intc>;
|
||||
interrupts = <69>,
|
||||
<70>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
@ -40,6 +40,17 @@ omap3_pmx_core2: pinmux@480025d8 {
|
|||
};
|
||||
};
|
||||
|
||||
&ssi {
|
||||
status = "ok";
|
||||
|
||||
clocks = <&ssi_ssr_fck>,
|
||||
<&ssi_sst_fck>,
|
||||
<&ssi_ick>;
|
||||
clock-names = "ssi_ssr_fck",
|
||||
"ssi_sst_fck",
|
||||
"ssi_ick";
|
||||
};
|
||||
|
||||
/include/ "omap34xx-omap36xx-clocks.dtsi"
|
||||
/include/ "omap36xx-omap3430es2plus-clocks.dtsi"
|
||||
/include/ "omap36xx-am35xx-omap3430es2plus-clocks.dtsi"
|
||||
|
|
|
@ -78,6 +78,17 @@ &venc {
|
|||
clock-names = "fck", "tv_dac_clk";
|
||||
};
|
||||
|
||||
&ssi {
|
||||
status = "ok";
|
||||
|
||||
clocks = <&ssi_ssr_fck>,
|
||||
<&ssi_sst_fck>,
|
||||
<&ssi_ick>;
|
||||
clock-names = "ssi_ssr_fck",
|
||||
"ssi_sst_fck",
|
||||
"ssi_ick";
|
||||
};
|
||||
|
||||
/include/ "omap34xx-omap36xx-clocks.dtsi"
|
||||
/include/ "omap36xx-omap3430es2plus-clocks.dtsi"
|
||||
/include/ "omap36xx-am35xx-omap3430es2plus-clocks.dtsi"
|
||||
|
|
Loading…
Reference in New Issue