p71924506
/
linux_old1
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

arm: Xilinx Zynq dt patches for v3.15 

- Define fclk-enable property
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1.4.10 (GNU/Linux)
 
 iEYEABECAAYFAlMGGzAACgkQykllyylKDCGQ8QCePYiY0VQN7yn7z2WZ2preAClx
 KDUAnilZJyUjsJpuXXusByxPDTOaJlYJ
 =5NA7
 -----END PGP SIGNATURE-----

Merge tag 'zynq-dt-for-3.15' of git://git.xilinx.com/linux-xlnx into next/dt

Merge "arm: Xilinx Zynq dt patches for v3.15" from Michal Simek:

- Define fclk-enable property

* tag 'zynq-dt-for-3.15' of git://git.xilinx.com/linux-xlnx:
  arm: dt: zynq: Add fclk-enable property to clkc node

Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Olof Johansson 2014-03-11 14:21:28 -07:00
parent 891f18661a 3795e91d2a
commit 813004a3f1
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm/boot/dts/zynq-7000.dtsi
View File

@ -134,6 +134,7 @@ clkc: clkc {
#clock-cells = <1>; #clock-cells = <1>;
compatible = "xlnx,ps7-clkc"; compatible = "xlnx,ps7-clkc";
ps-clk-frequency = <33333333>; ps-clk-frequency = <33333333>;
fclk-enable = <0>;
clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x", clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
"cpu_3or2x", "cpu_2x", "cpu_1x", "ddr2x", "ddr3x", "cpu_3or2x", "cpu_2x", "cpu_1x", "ddr2x", "ddr3x",
"dci", "lqspi", "smc", "pcap", "gem0", "gem1", "dci", "lqspi", "smc", "pcap", "gem0", "gem1",