x86/cpufeature: Add feature bit for Intel's Silicon Debug CPUID bit
Add a CPUID feature bit for the SDBG (Silicon Debug) CPU feature found on recent Intel systems starting with Haswell. Using the IA32_DEBUG_INTERFACE MSR (index C80H) one can at least detect if SDBG has been enabled by the firmware and if it has been used or not. Signed-off-by: Mathias Krause <minipli@googlemail.com> Signed-off-by: Borislav Petkov <bp@suse.de> Cc: Aaron Lu <aaron.lu@intel.com> Cc: Dave Hansen <dave.hansen@linux.intel.com> Cc: Dirk Brandewie <dirk.j.brandewie@intel.com> Cc: H. Peter Anvin <hpa@zytor.com> Cc: Josh Triplett <josh@joshtriplett.org> Cc: Linus Torvalds <torvalds@linux-foundation.org> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Ross Zwisler <ross.zwisler@linux.intel.com> Cc: Thomas Gleixner <tglx@linutronix.de> Link: http://lkml.kernel.org/r/1437330403-12102-1-git-send-email-minipli@googlemail.com Signed-off-by: Ingo Molnar <mingo@kernel.org>
This commit is contained in:
parent
b51ef52df7
commit
b1c599b8ff
|
@ -119,6 +119,7 @@
|
||||||
#define X86_FEATURE_TM2 ( 4*32+ 8) /* Thermal Monitor 2 */
|
#define X86_FEATURE_TM2 ( 4*32+ 8) /* Thermal Monitor 2 */
|
||||||
#define X86_FEATURE_SSSE3 ( 4*32+ 9) /* Supplemental SSE-3 */
|
#define X86_FEATURE_SSSE3 ( 4*32+ 9) /* Supplemental SSE-3 */
|
||||||
#define X86_FEATURE_CID ( 4*32+10) /* Context ID */
|
#define X86_FEATURE_CID ( 4*32+10) /* Context ID */
|
||||||
|
#define X86_FEATURE_SDBG ( 4*32+11) /* Silicon Debug */
|
||||||
#define X86_FEATURE_FMA ( 4*32+12) /* Fused multiply-add */
|
#define X86_FEATURE_FMA ( 4*32+12) /* Fused multiply-add */
|
||||||
#define X86_FEATURE_CX16 ( 4*32+13) /* CMPXCHG16B */
|
#define X86_FEATURE_CX16 ( 4*32+13) /* CMPXCHG16B */
|
||||||
#define X86_FEATURE_XTPR ( 4*32+14) /* Send Task Priority Messages */
|
#define X86_FEATURE_XTPR ( 4*32+14) /* Send Task Priority Messages */
|
||||||
|
|
Loading…
Reference in New Issue