p71924506
/
linux_old1
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

clk: meson: mpll: correct N2 maximum value 

Gxbb datasheet says N2 maximum value is 127 but the register field is
9 bits wide, the maximum value should 511.

Test shows value greater than 127, all the way to 511, works well

Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
Signed-off-by: Michael Turquette <mturquette@baylibre.com>
Link: lkml.kernel.org/r/20170309104154.28295-9-jbrunet@baylibre.com
This commit is contained in:
Jerome Brunet 2017-03-09 11:41:53 +01:00 committed by Michael Turquette
parent b778f7451a
commit b68fb7871e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/clk/meson/clk-mpll.c
View File

@ -68,7 +68,7 @@
#define SDM_MIN 1 #define SDM_MIN 1
#define SDM_MAX 16383 #define SDM_MAX 16383
#define N2_MIN 4 #define N2_MIN 4
#define N2_MAX 127 #define N2_MAX 511
#define to_meson_clk_mpll(_hw) container_of(_hw, struct meson_clk_mpll, hw) #define to_meson_clk_mpll(_hw) container_of(_hw, struct meson_clk_mpll, hw)