ARM: shmobile: r8a7790: Add Audio DMAC devices to DT
Instantiate the two Audio DMA controllers in the r8a7790 device tree. Signed-off-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> [geert: corrected spelling of audmac1] Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
148ebf479a
commit
ba3240beae
|
@ -312,6 +312,63 @@ dmac1: dma-controller@e6720000 {
|
||||||
#dma-cells = <1>;
|
#dma-cells = <1>;
|
||||||
dma-channels = <15>;
|
dma-channels = <15>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
audma0: dma-controller@ec700000 {
|
||||||
|
compatible = "renesas,rcar-dmac";
|
||||||
|
reg = <0 0xec700000 0 0x10000>;
|
||||||
|
interrupts = <0 346 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 320 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 321 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 322 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 323 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 324 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 325 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 326 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 327 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 328 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 329 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 330 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 331 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 332 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
interrupt-names = "error",
|
||||||
|
"ch0", "ch1", "ch2", "ch3",
|
||||||
|
"ch4", "ch5", "ch6", "ch7",
|
||||||
|
"ch8", "ch9", "ch10", "ch11",
|
||||||
|
"ch12";
|
||||||
|
clocks = <&mstp5_clks R8A7790_CLK_AUDIO_DMAC0>;
|
||||||
|
clock-names = "fck";
|
||||||
|
#dma-cells = <1>;
|
||||||
|
dma-channels = <13>;
|
||||||
|
};
|
||||||
|
|
||||||
|
audma1: dma-controller@ec720000 {
|
||||||
|
compatible = "renesas,rcar-dmac";
|
||||||
|
reg = <0 0xec720000 0 0x10000>;
|
||||||
|
interrupts = <0 347 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 333 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 334 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 335 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 336 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 337 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 338 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 339 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 340 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 341 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 342 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 343 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 344 IRQ_TYPE_LEVEL_HIGH
|
||||||
|
0 345 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
interrupt-names = "error",
|
||||||
|
"ch0", "ch1", "ch2", "ch3",
|
||||||
|
"ch4", "ch5", "ch6", "ch7",
|
||||||
|
"ch8", "ch9", "ch10", "ch11",
|
||||||
|
"ch12";
|
||||||
|
clocks = <&mstp5_clks R8A7790_CLK_AUDIO_DMAC1>;
|
||||||
|
clock-names = "fck";
|
||||||
|
#dma-cells = <1>;
|
||||||
|
dma-channels = <13>;
|
||||||
|
};
|
||||||
|
|
||||||
i2c0: i2c@e6508000 {
|
i2c0: i2c@e6508000 {
|
||||||
#address-cells = <1>;
|
#address-cells = <1>;
|
||||||
#size-cells = <0>;
|
#size-cells = <0>;
|
||||||
|
@ -1050,10 +1107,11 @@ R8A7790_CLK_IIC0 R8A7790_CLK_PCIEC R8A7790_CLK_IIC1 R8A7790_CLK_SSUSB R8A7790_CL
|
||||||
mstp5_clks: mstp5_clks@e6150144 {
|
mstp5_clks: mstp5_clks@e6150144 {
|
||||||
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
|
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
|
||||||
reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
|
reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
|
||||||
clocks = <&extal_clk>, <&p_clk>;
|
clocks = <&hp_clk>, <&hp_clk>, <&extal_clk>, <&p_clk>;
|
||||||
#clock-cells = <1>;
|
#clock-cells = <1>;
|
||||||
renesas,clock-indices = <R8A7790_CLK_THERMAL R8A7790_CLK_PWM>;
|
renesas,clock-indices = <R8A7790_CLK_AUDIO_DMAC0 R8A7790_CLK_AUDIO_DMAC1
|
||||||
clock-output-names = "thermal", "pwm";
|
R8A7790_CLK_THERMAL R8A7790_CLK_PWM>;
|
||||||
|
clock-output-names = "audmac0", "audmac1", "thermal", "pwm";
|
||||||
};
|
};
|
||||||
mstp7_clks: mstp7_clks@e615014c {
|
mstp7_clks: mstp7_clks@e615014c {
|
||||||
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
|
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
|
||||||
|
|
|
@ -78,6 +78,8 @@
|
||||||
#define R8A7790_CLK_USBDMAC1 31
|
#define R8A7790_CLK_USBDMAC1 31
|
||||||
|
|
||||||
/* MSTP5 */
|
/* MSTP5 */
|
||||||
|
#define R8A7790_CLK_AUDIO_DMAC1 1
|
||||||
|
#define R8A7790_CLK_AUDIO_DMAC0 2
|
||||||
#define R8A7790_CLK_THERMAL 22
|
#define R8A7790_CLK_THERMAL 22
|
||||||
#define R8A7790_CLK_PWM 23
|
#define R8A7790_CLK_PWM 23
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue