p71924506
/
linux_old1
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

ARM: dts: dra7: Add high speed modes capability to MMC1/MMC2 dt node 

While the supported UHS mode can be obtained from CAPA2
register, SD Host Controller Standard Specification
doesn't define bits for MMC's HS200 and DDR mode capability.
Add properties to indicate MMC HS200 and DDR speed mode capability in
dt node.

Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
This commit is contained in:
Kishon Vijay Abraham I 2018-04-27 17:39:04 +05:30 committed by Tony Lindgren
parent 940293affa
commit c29fd48911
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
arch/arm/boot/dts/dra7.dtsi
View File

@ -1086,6 +1086,8 @@ mmc1: mmc@4809c000 {
status = "disabled";
pbias-supply = <&pbias_mmc_reg>;
max-frequency = <192000000>;
mmc-ddr-1_8v;
mmc-ddr-3_3v;
};
hdqw1w: 1w@480b2000 {
@ -1104,6 +1106,9 @@ mmc2: mmc@480b4000 {
max-frequency = <192000000>;
/* SDR104/DDR50/SDR50 bits in CAPA2 is not supported */
sdhci-caps-mask = <0x7 0x0>;
mmc-hs200-1_8v;
mmc-ddr-1_8v;
mmc-ddr-3_3v;
};
mmc3: mmc@480ad000 {