soc: renesas: rcar-sysc: Improve SYSC interrupt config in legacy wrapper
Align SYSC interrupt configuration in the legacy wrapper with the DT version: - Mask SYSC interrupt sources before enabling them (doesn't matter much as they're disabled at the GIC level anyway), - Make sure not to clear reserved SYSCIMR bits that were set before. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
053239987f
commit
ced42730d1
|
@ -402,12 +402,25 @@ early_initcall(rcar_sysc_pd_init);
|
|||
|
||||
void __init rcar_sysc_init(phys_addr_t base, u32 syscier)
|
||||
{
|
||||
u32 syscimr;
|
||||
|
||||
if (!rcar_sysc_pd_init())
|
||||
return;
|
||||
|
||||
rcar_sysc_base = ioremap_nocache(base, PAGE_SIZE);
|
||||
|
||||
/* enable all interrupt sources, but do not use interrupt handler */
|
||||
/*
|
||||
* Mask all interrupt sources to prevent the CPU from receiving them.
|
||||
* Make sure not to clear reserved bits that were set before.
|
||||
*/
|
||||
syscimr = ioread32(rcar_sysc_base + SYSCIMR);
|
||||
syscimr |= syscier;
|
||||
pr_debug("%s: syscimr = 0x%08x\n", __func__, syscimr);
|
||||
iowrite32(syscimr, rcar_sysc_base + SYSCIMR);
|
||||
|
||||
/*
|
||||
* SYSC needs all interrupt sources enabled to control power.
|
||||
*/
|
||||
pr_debug("%s: syscier = 0x%08x\n", __func__, syscier);
|
||||
iowrite32(syscier, rcar_sysc_base + SYSCIER);
|
||||
iowrite32(0, rcar_sysc_base + SYSCIMR);
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue