clk: tegra: divider: Save and restore divider rate
This patch implements context restore for clock divider. During system suspend, core power goes off and looses the settings of the Tegra CAR controller registers. So on resume, clock dividers are restored back for normal operation. Acked-by: Thierry Reding <treding@nvidia.com> Reviewed-by: Dmitry Osipenko <digetx@gmail.com> Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
parent
05308d7e7b
commit
d64422d93d
|
@ -109,10 +109,21 @@ static int clk_frac_div_set_rate(struct clk_hw *hw, unsigned long rate,
|
|||
return 0;
|
||||
}
|
||||
|
||||
static void clk_divider_restore_context(struct clk_hw *hw)
|
||||
{
|
||||
struct clk_hw *parent = clk_hw_get_parent(hw);
|
||||
unsigned long parent_rate = clk_hw_get_rate(parent);
|
||||
unsigned long rate = clk_hw_get_rate(hw);
|
||||
|
||||
if (clk_frac_div_set_rate(hw, rate, parent_rate) < 0)
|
||||
WARN_ON(1);
|
||||
}
|
||||
|
||||
const struct clk_ops tegra_clk_frac_div_ops = {
|
||||
.recalc_rate = clk_frac_div_recalc_rate,
|
||||
.set_rate = clk_frac_div_set_rate,
|
||||
.round_rate = clk_frac_div_round_rate,
|
||||
.restore_context = clk_divider_restore_context,
|
||||
};
|
||||
|
||||
struct clk *tegra_clk_register_divider(const char *name,
|
||||
|
|
Loading…
Reference in New Issue