Documentation: dt: arc: fix spelling mistakes
Signed-off-by: Eric Engestrom <eric@engestrom.ch> Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
This commit is contained in:
parent
d9676fa152
commit
da67e68c0e
|
@ -2,7 +2,7 @@
|
||||||
|
|
||||||
The ARC HS can be configured with a pipeline performance monitor for counting
|
The ARC HS can be configured with a pipeline performance monitor for counting
|
||||||
CPU and cache events like cache misses and hits. Like conventional PCT there
|
CPU and cache events like cache misses and hits. Like conventional PCT there
|
||||||
are 100+ hardware conditions dynamically mapped to upto 32 counters.
|
are 100+ hardware conditions dynamically mapped to up to 32 counters.
|
||||||
It also supports overflow interrupts.
|
It also supports overflow interrupts.
|
||||||
|
|
||||||
Required properties:
|
Required properties:
|
||||||
|
|
|
@ -2,7 +2,7 @@
|
||||||
|
|
||||||
The ARC700 can be configured with a pipeline performance monitor for counting
|
The ARC700 can be configured with a pipeline performance monitor for counting
|
||||||
CPU and cache events like cache misses and hits. Like conventional PCT there
|
CPU and cache events like cache misses and hits. Like conventional PCT there
|
||||||
are 100+ hardware conditions dynamically mapped to upto 32 counters
|
are 100+ hardware conditions dynamically mapped to up to 32 counters
|
||||||
|
|
||||||
Note that:
|
Note that:
|
||||||
* The ARC 700 PCT does not support interrupts; although HW events may be
|
* The ARC 700 PCT does not support interrupts; although HW events may be
|
||||||
|
|
Loading…
Reference in New Issue