ASoC: rt5645: fix PLL source register definitions
Fix PLL source register definitions. Signed-off-by: Bard Liao <bardliao@realtek.com> Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
33de3d54b8
commit
de97c15b3c
|
@ -1063,13 +1063,14 @@
|
|||
#define RT5645_SCLK_SRC_SFT 14
|
||||
#define RT5645_SCLK_SRC_MCLK (0x0 << 14)
|
||||
#define RT5645_SCLK_SRC_PLL1 (0x1 << 14)
|
||||
#define RT5645_SCLK_SRC_RCCLK (0x2 << 14) /* 15MHz */
|
||||
#define RT5645_PLL1_SRC_MASK (0x3 << 12)
|
||||
#define RT5645_PLL1_SRC_SFT 12
|
||||
#define RT5645_PLL1_SRC_MCLK (0x0 << 12)
|
||||
#define RT5645_PLL1_SRC_BCLK1 (0x1 << 12)
|
||||
#define RT5645_PLL1_SRC_BCLK2 (0x2 << 12)
|
||||
#define RT5645_PLL1_SRC_BCLK3 (0x3 << 12)
|
||||
#define RT5645_SCLK_SRC_RCCLK (0x2 << 14)
|
||||
#define RT5645_PLL1_SRC_MASK (0x7 << 11)
|
||||
#define RT5645_PLL1_SRC_SFT 11
|
||||
#define RT5645_PLL1_SRC_MCLK (0x0 << 11)
|
||||
#define RT5645_PLL1_SRC_BCLK1 (0x1 << 11)
|
||||
#define RT5645_PLL1_SRC_BCLK2 (0x2 << 11)
|
||||
#define RT5645_PLL1_SRC_BCLK3 (0x3 << 11)
|
||||
#define RT5645_PLL1_SRC_RCCLK (0x4 << 11)
|
||||
#define RT5645_PLL1_PD_MASK (0x1 << 3)
|
||||
#define RT5645_PLL1_PD_SFT 3
|
||||
#define RT5645_PLL1_PD_1 (0x0 << 3)
|
||||
|
|
Loading…
Reference in New Issue