ARM: shmobile: r8a7740 dtsi: Add memory-controller node
Add a device node for the DDR3 Bus State Controller (DBSC3). The DBSC3 is located in the A4S PM domain, which must not be powered down, else the system will crash. This has no visible effect for now, as A4S was never turned off anyway because its child PM domain A3SM contains the CPU core. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
35dd549cb3
commit
f4c6d004ea
|
@ -37,6 +37,12 @@ gic: interrupt-controller@c2800000 {
|
|||
<0xc2000000 0x1000>;
|
||||
};
|
||||
|
||||
dbsc3: memory-controller@fe400000 {
|
||||
compatible = "renesas,dbsc3-r8a7740";
|
||||
reg = <0xfe400000 0x400>;
|
||||
power-domains = <&pd_a4s>;
|
||||
};
|
||||
|
||||
pmu {
|
||||
compatible = "arm,cortex-a9-pmu";
|
||||
interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>;
|
||||
|
|
Loading…
Reference in New Issue