88 lines
3.2 KiB
C
88 lines
3.2 KiB
C
/*
|
|
* Header file for the Atmel AHB DMA Controller driver
|
|
*
|
|
* Copyright (C) 2008 Atmel Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
#ifndef AT_HDMAC_H
|
|
#define AT_HDMAC_H
|
|
|
|
#include <linux/dmaengine.h>
|
|
|
|
/**
|
|
* struct at_dma_platform_data - Controller configuration parameters
|
|
* @nr_channels: Number of channels supported by hardware (max 8)
|
|
* @cap_mask: dma_capability flags supported by the platform
|
|
*/
|
|
struct at_dma_platform_data {
|
|
unsigned int nr_channels;
|
|
dma_cap_mask_t cap_mask;
|
|
};
|
|
|
|
/**
|
|
* struct at_dma_slave - Controller-specific information about a slave
|
|
* @dma_dev: required DMA master device
|
|
* @tx_reg: physical address of data register used for
|
|
* memory-to-peripheral transfers
|
|
* @rx_reg: physical address of data register used for
|
|
* peripheral-to-memory transfers
|
|
* @reg_width: peripheral register width
|
|
* @cfg: Platform-specific initializer for the CFG register
|
|
* @ctrla: Platform-specific initializer for the CTRLA register
|
|
*/
|
|
struct at_dma_slave {
|
|
struct device *dma_dev;
|
|
u32 cfg;
|
|
u32 ctrla;
|
|
};
|
|
|
|
|
|
/* Platform-configurable bits in CFG */
|
|
#define ATC_SRC_PER(h) (0xFU & (h)) /* Channel src rq associated with periph handshaking ifc h */
|
|
#define ATC_DST_PER(h) ((0xFU & (h)) << 4) /* Channel dst rq associated with periph handshaking ifc h */
|
|
#define ATC_SRC_REP (0x1 << 8) /* Source Replay Mod */
|
|
#define ATC_SRC_H2SEL (0x1 << 9) /* Source Handshaking Mod */
|
|
#define ATC_SRC_H2SEL_SW (0x0 << 9)
|
|
#define ATC_SRC_H2SEL_HW (0x1 << 9)
|
|
#define ATC_DST_REP (0x1 << 12) /* Destination Replay Mod */
|
|
#define ATC_DST_H2SEL (0x1 << 13) /* Destination Handshaking Mod */
|
|
#define ATC_DST_H2SEL_SW (0x0 << 13)
|
|
#define ATC_DST_H2SEL_HW (0x1 << 13)
|
|
#define ATC_SOD (0x1 << 16) /* Stop On Done */
|
|
#define ATC_LOCK_IF (0x1 << 20) /* Interface Lock */
|
|
#define ATC_LOCK_B (0x1 << 21) /* AHB Bus Lock */
|
|
#define ATC_LOCK_IF_L (0x1 << 22) /* Master Interface Arbiter Lock */
|
|
#define ATC_LOCK_IF_L_CHUNK (0x0 << 22)
|
|
#define ATC_LOCK_IF_L_BUFFER (0x1 << 22)
|
|
#define ATC_AHB_PROT_MASK (0x7 << 24) /* AHB Protection */
|
|
#define ATC_FIFOCFG_MASK (0x3 << 28) /* FIFO Request Configuration */
|
|
#define ATC_FIFOCFG_LARGESTBURST (0x0 << 28)
|
|
#define ATC_FIFOCFG_HALFFIFO (0x1 << 28)
|
|
#define ATC_FIFOCFG_ENOUGHSPACE (0x2 << 28)
|
|
|
|
/* Platform-configurable bits in CTRLA */
|
|
#define ATC_SCSIZE_MASK (0x7 << 16) /* Source Chunk Transfer Size */
|
|
#define ATC_SCSIZE_1 (0x0 << 16)
|
|
#define ATC_SCSIZE_4 (0x1 << 16)
|
|
#define ATC_SCSIZE_8 (0x2 << 16)
|
|
#define ATC_SCSIZE_16 (0x3 << 16)
|
|
#define ATC_SCSIZE_32 (0x4 << 16)
|
|
#define ATC_SCSIZE_64 (0x5 << 16)
|
|
#define ATC_SCSIZE_128 (0x6 << 16)
|
|
#define ATC_SCSIZE_256 (0x7 << 16)
|
|
#define ATC_DCSIZE_MASK (0x7 << 20) /* Destination Chunk Transfer Size */
|
|
#define ATC_DCSIZE_1 (0x0 << 20)
|
|
#define ATC_DCSIZE_4 (0x1 << 20)
|
|
#define ATC_DCSIZE_8 (0x2 << 20)
|
|
#define ATC_DCSIZE_16 (0x3 << 20)
|
|
#define ATC_DCSIZE_32 (0x4 << 20)
|
|
#define ATC_DCSIZE_64 (0x5 << 20)
|
|
#define ATC_DCSIZE_128 (0x6 << 20)
|
|
#define ATC_DCSIZE_256 (0x7 << 20)
|
|
|
|
#endif /* AT_HDMAC_H */
|