linux_old1/arch/arm64
Ard Biesheuvel 706cffc1b9 irqchip/exiu: Add support for Socionext Synquacer EXIU controller
The Socionext Synquacer SoC has an external interrupt unit (EXIU)
that forwards a block of 32 configurable input lines to 32 adjacent
level-high type GICv3 SPIs.

The EXIU has per-interrupt level/edge and polarity controls, and
mask bits that keep the outgoing lines de-asserted, even though
the controller may still latch interrupt conditions that occur
while the line is masked.

Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
2017-11-07 11:17:42 +00:00
..
boot ARM: arm64: Devicetree updates for v4.14 2017-09-10 20:54:48 -07:00
configs ARM/arm64: SoC platform updates for v4.14 2017-09-10 20:35:46 -07:00
crypto crypto: arm64/aes - avoid expanded lookup tables in the final round 2017-08-04 09:27:26 +08:00
include Linux 4.14-rc3 2017-11-02 15:54:58 +00:00
kernel arm64: Make sure SPsel is always set 2017-09-27 12:15:54 +01:00
kvm First batch of KVM changes for 4.14 2017-09-08 15:18:36 -07:00
lib arm64: uaccess: Add the uaccess_flushcache.c file 2017-08-10 10:49:21 +01:00
mm arm64: fault: Route pte translation faults via do_translation_fault 2017-09-29 16:47:40 +01:00
net bpf, arm64: implement jiting of BPF_J{LT, LE, SLT, SLE} 2017-08-09 16:53:56 -07:00
xen xen/privcmd: Add IOCTL_PRIVCMD_DM_OP 2017-02-14 15:13:43 -05:00
Kconfig irqchip/gic-v3-its: Workaround HiSilicon Hip07 redistributor addressing 2017-10-19 11:22:40 +01:00
Kconfig.debug arm64: relocation testing module 2017-04-04 17:03:32 +01:00
Kconfig.platforms irqchip/exiu: Add support for Socionext Synquacer EXIU controller 2017-11-07 11:17:42 +00:00
Makefile arm64: ensure the kernel is compiled for LP64 2017-09-18 11:20:20 +01:00