102 lines
2.4 KiB
C
102 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2011 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* Common Header for EXYNOS machines
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ARCH_ARM_MACH_EXYNOS_COMMON_H
|
|
#define __ARCH_ARM_MACH_EXYNOS_COMMON_H
|
|
|
|
#include <linux/of.h>
|
|
|
|
void mct_init(void __iomem *base, int irq_g0, int irq_l0, int irq_l1);
|
|
void exynos_init_time(void);
|
|
extern unsigned long xxti_f, xusbxti_f;
|
|
|
|
struct map_desc;
|
|
void exynos_init_io(struct map_desc *mach_desc, int size);
|
|
void exynos4_init_irq(void);
|
|
void exynos5_init_irq(void);
|
|
void exynos4_restart(char mode, const char *cmd);
|
|
void exynos5_restart(char mode, const char *cmd);
|
|
void exynos_init_late(void);
|
|
|
|
/* ToDo: remove these after migrating legacy exynos4 platforms to dt */
|
|
void exynos4_clk_init(struct device_node *np, int is_exynos4210, void __iomem *reg_base, unsigned long xom);
|
|
void exynos4_clk_register_fixed_ext(unsigned long, unsigned long);
|
|
|
|
void exynos_firmware_init(void);
|
|
|
|
#ifdef CONFIG_PM_GENERIC_DOMAINS
|
|
int exynos_pm_late_initcall(void);
|
|
#else
|
|
static inline int exynos_pm_late_initcall(void) { return 0; }
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARCH_EXYNOS4
|
|
void exynos4_register_clocks(void);
|
|
void exynos4_setup_clocks(void);
|
|
|
|
#else
|
|
#define exynos4_register_clocks()
|
|
#define exynos4_setup_clocks()
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARCH_EXYNOS5
|
|
void exynos5_register_clocks(void);
|
|
void exynos5_setup_clocks(void);
|
|
|
|
#else
|
|
#define exynos5_register_clocks()
|
|
#define exynos5_setup_clocks()
|
|
#endif
|
|
|
|
#ifdef CONFIG_CPU_EXYNOS4210
|
|
void exynos4210_register_clocks(void);
|
|
|
|
#else
|
|
#define exynos4210_register_clocks()
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_EXYNOS4212
|
|
void exynos4212_register_clocks(void);
|
|
|
|
#else
|
|
#define exynos4212_register_clocks()
|
|
#endif
|
|
|
|
struct device_node;
|
|
void combiner_init(void __iomem *combiner_base, struct device_node *np,
|
|
unsigned int max_nr, int irq_base);
|
|
|
|
extern struct smp_operations exynos_smp_ops;
|
|
|
|
extern void exynos_cpu_die(unsigned int cpu);
|
|
|
|
/* PMU(Power Management Unit) support */
|
|
|
|
#define PMU_TABLE_END NULL
|
|
|
|
enum sys_powerdown {
|
|
SYS_AFTR,
|
|
SYS_LPA,
|
|
SYS_SLEEP,
|
|
NUM_SYS_POWERDOWN,
|
|
};
|
|
|
|
extern unsigned long l2x0_regs_phys;
|
|
struct exynos_pmu_conf {
|
|
void __iomem *reg;
|
|
unsigned int val[NUM_SYS_POWERDOWN];
|
|
};
|
|
|
|
extern void exynos_sys_powerdown_conf(enum sys_powerdown mode);
|
|
extern void s3c_cpu_resume(void);
|
|
|
|
#endif /* __ARCH_ARM_MACH_EXYNOS_COMMON_H */
|