91 lines
2.5 KiB
C
91 lines
2.5 KiB
C
/*
|
|
*
|
|
* arch/arm/mach-u300/include/mach/irqs.h
|
|
*
|
|
*
|
|
* Copyright (C) 2006-2012 ST-Ericsson AB
|
|
* License terms: GNU General Public License (GPL) version 2
|
|
* IRQ channel definitions for the U300 platforms.
|
|
* Author: Linus Walleij <linus.walleij@stericsson.com>
|
|
*/
|
|
|
|
#ifndef __MACH_IRQS_H
|
|
#define __MACH_IRQS_H
|
|
|
|
#define IRQ_U300_INTCON0_START 1
|
|
#define IRQ_U300_INTCON1_START 33
|
|
/* These are on INTCON0 - 30 lines */
|
|
#define IRQ_U300_IRQ0_EXT 1
|
|
#define IRQ_U300_IRQ1_EXT 2
|
|
#define IRQ_U300_DMA 3
|
|
#define IRQ_U300_VIDEO_ENC_0 4
|
|
#define IRQ_U300_VIDEO_ENC_1 5
|
|
#define IRQ_U300_AAIF_RX 6
|
|
#define IRQ_U300_AAIF_TX 7
|
|
#define IRQ_U300_AAIF_VGPIO 8
|
|
#define IRQ_U300_AAIF_WAKEUP 9
|
|
#define IRQ_U300_PCM_I2S0_FRAME 10
|
|
#define IRQ_U300_PCM_I2S0_FIFO 11
|
|
#define IRQ_U300_PCM_I2S1_FRAME 12
|
|
#define IRQ_U300_PCM_I2S1_FIFO 13
|
|
#define IRQ_U300_XGAM_GAMCON 14
|
|
#define IRQ_U300_XGAM_CDI 15
|
|
#define IRQ_U300_XGAM_CDICON 16
|
|
#define IRQ_U300_XGAM_PDI 18
|
|
#define IRQ_U300_XGAM_PDICON 19
|
|
#define IRQ_U300_XGAM_GAMEACC 20
|
|
#define IRQ_U300_XGAM_MCIDCT 21
|
|
#define IRQ_U300_APEX 22
|
|
#define IRQ_U300_UART0 23
|
|
#define IRQ_U300_SPI 24
|
|
#define IRQ_U300_TIMER_APP_OS 25
|
|
#define IRQ_U300_TIMER_APP_DD 26
|
|
#define IRQ_U300_TIMER_APP_GP1 27
|
|
#define IRQ_U300_TIMER_APP_GP2 28
|
|
#define IRQ_U300_TIMER_OS 29
|
|
#define IRQ_U300_TIMER_MS 30
|
|
#define IRQ_U300_KEYPAD_KEYBF 31
|
|
#define IRQ_U300_KEYPAD_KEYBR 32
|
|
/* These are on INTCON1 - 32 lines */
|
|
#define IRQ_U300_GPIO_PORT0 33
|
|
#define IRQ_U300_GPIO_PORT1 34
|
|
#define IRQ_U300_GPIO_PORT2 35
|
|
|
|
/* These are for DB3150, DB3200 and DB3350 */
|
|
#define IRQ_U300_WDOG 36
|
|
#define IRQ_U300_EVHIST 37
|
|
#define IRQ_U300_MSPRO 38
|
|
#define IRQ_U300_MMCSD_MCIINTR0 39
|
|
#define IRQ_U300_MMCSD_MCIINTR1 40
|
|
#define IRQ_U300_I2C0 41
|
|
#define IRQ_U300_I2C1 42
|
|
#define IRQ_U300_RTC 43
|
|
#define IRQ_U300_NFIF 44
|
|
#define IRQ_U300_NFIF2 45
|
|
|
|
/* The DB3350-specific interrupt lines */
|
|
#define IRQ_U300_ISP_F0 46
|
|
#define IRQ_U300_ISP_F1 47
|
|
#define IRQ_U300_ISP_F2 48
|
|
#define IRQ_U300_ISP_F3 49
|
|
#define IRQ_U300_ISP_F4 50
|
|
#define IRQ_U300_GPIO_PORT3 51
|
|
#define IRQ_U300_SYSCON_PLL_LOCK 52
|
|
#define IRQ_U300_UART1 53
|
|
#define IRQ_U300_GPIO_PORT4 54
|
|
#define IRQ_U300_GPIO_PORT5 55
|
|
#define IRQ_U300_GPIO_PORT6 56
|
|
#define U300_VIC_IRQS_END 57
|
|
|
|
/* Maximum 8*7 GPIO lines */
|
|
#ifdef CONFIG_PINCTRL_COH901
|
|
#define IRQ_U300_GPIO_BASE (U300_VIC_IRQS_END)
|
|
#define IRQ_U300_GPIO_END (IRQ_U300_GPIO_BASE + 56)
|
|
#else
|
|
#define IRQ_U300_GPIO_END (U300_VIC_IRQS_END)
|
|
#endif
|
|
|
|
#define NR_IRQS (IRQ_U300_GPIO_END - IRQ_U300_INTCON0_START)
|
|
|
|
#endif
|