5414 lines
209 KiB
C
5414 lines
209 KiB
C
/*
|
|
* Copyright (c) 2014 Samsung Electronics Co., Ltd.
|
|
* Author: Chanwoo Choi <cw00.choi@samsung.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* Common Clock Framework support for Exynos5433 SoC.
|
|
*/
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_address.h>
|
|
|
|
#include <dt-bindings/clock/exynos5433.h>
|
|
|
|
#include "clk.h"
|
|
#include "clk-cpu.h"
|
|
#include "clk-pll.h"
|
|
|
|
/*
|
|
* Register offset definitions for CMU_TOP
|
|
*/
|
|
#define ISP_PLL_LOCK 0x0000
|
|
#define AUD_PLL_LOCK 0x0004
|
|
#define ISP_PLL_CON0 0x0100
|
|
#define ISP_PLL_CON1 0x0104
|
|
#define ISP_PLL_FREQ_DET 0x0108
|
|
#define AUD_PLL_CON0 0x0110
|
|
#define AUD_PLL_CON1 0x0114
|
|
#define AUD_PLL_CON2 0x0118
|
|
#define AUD_PLL_FREQ_DET 0x011c
|
|
#define MUX_SEL_TOP0 0x0200
|
|
#define MUX_SEL_TOP1 0x0204
|
|
#define MUX_SEL_TOP2 0x0208
|
|
#define MUX_SEL_TOP3 0x020c
|
|
#define MUX_SEL_TOP4 0x0210
|
|
#define MUX_SEL_TOP_MSCL 0x0220
|
|
#define MUX_SEL_TOP_CAM1 0x0224
|
|
#define MUX_SEL_TOP_DISP 0x0228
|
|
#define MUX_SEL_TOP_FSYS0 0x0230
|
|
#define MUX_SEL_TOP_FSYS1 0x0234
|
|
#define MUX_SEL_TOP_PERIC0 0x0238
|
|
#define MUX_SEL_TOP_PERIC1 0x023c
|
|
#define MUX_ENABLE_TOP0 0x0300
|
|
#define MUX_ENABLE_TOP1 0x0304
|
|
#define MUX_ENABLE_TOP2 0x0308
|
|
#define MUX_ENABLE_TOP3 0x030c
|
|
#define MUX_ENABLE_TOP4 0x0310
|
|
#define MUX_ENABLE_TOP_MSCL 0x0320
|
|
#define MUX_ENABLE_TOP_CAM1 0x0324
|
|
#define MUX_ENABLE_TOP_DISP 0x0328
|
|
#define MUX_ENABLE_TOP_FSYS0 0x0330
|
|
#define MUX_ENABLE_TOP_FSYS1 0x0334
|
|
#define MUX_ENABLE_TOP_PERIC0 0x0338
|
|
#define MUX_ENABLE_TOP_PERIC1 0x033c
|
|
#define MUX_STAT_TOP0 0x0400
|
|
#define MUX_STAT_TOP1 0x0404
|
|
#define MUX_STAT_TOP2 0x0408
|
|
#define MUX_STAT_TOP3 0x040c
|
|
#define MUX_STAT_TOP4 0x0410
|
|
#define MUX_STAT_TOP_MSCL 0x0420
|
|
#define MUX_STAT_TOP_CAM1 0x0424
|
|
#define MUX_STAT_TOP_FSYS0 0x0430
|
|
#define MUX_STAT_TOP_FSYS1 0x0434
|
|
#define MUX_STAT_TOP_PERIC0 0x0438
|
|
#define MUX_STAT_TOP_PERIC1 0x043c
|
|
#define DIV_TOP0 0x0600
|
|
#define DIV_TOP1 0x0604
|
|
#define DIV_TOP2 0x0608
|
|
#define DIV_TOP3 0x060c
|
|
#define DIV_TOP4 0x0610
|
|
#define DIV_TOP_MSCL 0x0618
|
|
#define DIV_TOP_CAM10 0x061c
|
|
#define DIV_TOP_CAM11 0x0620
|
|
#define DIV_TOP_FSYS0 0x062c
|
|
#define DIV_TOP_FSYS1 0x0630
|
|
#define DIV_TOP_FSYS2 0x0634
|
|
#define DIV_TOP_PERIC0 0x0638
|
|
#define DIV_TOP_PERIC1 0x063c
|
|
#define DIV_TOP_PERIC2 0x0640
|
|
#define DIV_TOP_PERIC3 0x0644
|
|
#define DIV_TOP_PERIC4 0x0648
|
|
#define DIV_TOP_PLL_FREQ_DET 0x064c
|
|
#define DIV_STAT_TOP0 0x0700
|
|
#define DIV_STAT_TOP1 0x0704
|
|
#define DIV_STAT_TOP2 0x0708
|
|
#define DIV_STAT_TOP3 0x070c
|
|
#define DIV_STAT_TOP4 0x0710
|
|
#define DIV_STAT_TOP_MSCL 0x0718
|
|
#define DIV_STAT_TOP_CAM10 0x071c
|
|
#define DIV_STAT_TOP_CAM11 0x0720
|
|
#define DIV_STAT_TOP_FSYS0 0x072c
|
|
#define DIV_STAT_TOP_FSYS1 0x0730
|
|
#define DIV_STAT_TOP_FSYS2 0x0734
|
|
#define DIV_STAT_TOP_PERIC0 0x0738
|
|
#define DIV_STAT_TOP_PERIC1 0x073c
|
|
#define DIV_STAT_TOP_PERIC2 0x0740
|
|
#define DIV_STAT_TOP_PERIC3 0x0744
|
|
#define DIV_STAT_TOP_PLL_FREQ_DET 0x074c
|
|
#define ENABLE_ACLK_TOP 0x0800
|
|
#define ENABLE_SCLK_TOP 0x0a00
|
|
#define ENABLE_SCLK_TOP_MSCL 0x0a04
|
|
#define ENABLE_SCLK_TOP_CAM1 0x0a08
|
|
#define ENABLE_SCLK_TOP_DISP 0x0a0c
|
|
#define ENABLE_SCLK_TOP_FSYS 0x0a10
|
|
#define ENABLE_SCLK_TOP_PERIC 0x0a14
|
|
#define ENABLE_IP_TOP 0x0b00
|
|
#define ENABLE_CMU_TOP 0x0c00
|
|
#define ENABLE_CMU_TOP_DIV_STAT 0x0c04
|
|
|
|
static const unsigned long top_clk_regs[] __initconst = {
|
|
ISP_PLL_LOCK,
|
|
AUD_PLL_LOCK,
|
|
ISP_PLL_CON0,
|
|
ISP_PLL_CON1,
|
|
ISP_PLL_FREQ_DET,
|
|
AUD_PLL_CON0,
|
|
AUD_PLL_CON1,
|
|
AUD_PLL_CON2,
|
|
AUD_PLL_FREQ_DET,
|
|
MUX_SEL_TOP0,
|
|
MUX_SEL_TOP1,
|
|
MUX_SEL_TOP2,
|
|
MUX_SEL_TOP3,
|
|
MUX_SEL_TOP4,
|
|
MUX_SEL_TOP_MSCL,
|
|
MUX_SEL_TOP_CAM1,
|
|
MUX_SEL_TOP_DISP,
|
|
MUX_SEL_TOP_FSYS0,
|
|
MUX_SEL_TOP_FSYS1,
|
|
MUX_SEL_TOP_PERIC0,
|
|
MUX_SEL_TOP_PERIC1,
|
|
MUX_ENABLE_TOP0,
|
|
MUX_ENABLE_TOP1,
|
|
MUX_ENABLE_TOP2,
|
|
MUX_ENABLE_TOP3,
|
|
MUX_ENABLE_TOP4,
|
|
MUX_ENABLE_TOP_MSCL,
|
|
MUX_ENABLE_TOP_CAM1,
|
|
MUX_ENABLE_TOP_DISP,
|
|
MUX_ENABLE_TOP_FSYS0,
|
|
MUX_ENABLE_TOP_FSYS1,
|
|
MUX_ENABLE_TOP_PERIC0,
|
|
MUX_ENABLE_TOP_PERIC1,
|
|
DIV_TOP0,
|
|
DIV_TOP1,
|
|
DIV_TOP2,
|
|
DIV_TOP3,
|
|
DIV_TOP4,
|
|
DIV_TOP_MSCL,
|
|
DIV_TOP_CAM10,
|
|
DIV_TOP_CAM11,
|
|
DIV_TOP_FSYS0,
|
|
DIV_TOP_FSYS1,
|
|
DIV_TOP_FSYS2,
|
|
DIV_TOP_PERIC0,
|
|
DIV_TOP_PERIC1,
|
|
DIV_TOP_PERIC2,
|
|
DIV_TOP_PERIC3,
|
|
DIV_TOP_PERIC4,
|
|
DIV_TOP_PLL_FREQ_DET,
|
|
ENABLE_ACLK_TOP,
|
|
ENABLE_SCLK_TOP,
|
|
ENABLE_SCLK_TOP_MSCL,
|
|
ENABLE_SCLK_TOP_CAM1,
|
|
ENABLE_SCLK_TOP_DISP,
|
|
ENABLE_SCLK_TOP_FSYS,
|
|
ENABLE_SCLK_TOP_PERIC,
|
|
ENABLE_IP_TOP,
|
|
ENABLE_CMU_TOP,
|
|
ENABLE_CMU_TOP_DIV_STAT,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_aud_pll_p) = { "oscclk", "fout_aud_pll", };
|
|
PNAME(mout_isp_pll_p) = { "oscclk", "fout_isp_pll", };
|
|
PNAME(mout_aud_pll_user_p) = { "oscclk", "mout_aud_pll", };
|
|
PNAME(mout_mphy_pll_user_p) = { "oscclk", "sclk_mphy_pll", };
|
|
PNAME(mout_mfc_pll_user_p) = { "oscclk", "sclk_mfc_pll", };
|
|
PNAME(mout_bus_pll_user_p) = { "oscclk", "sclk_bus_pll", };
|
|
PNAME(mout_bus_pll_user_t_p) = { "oscclk", "mout_bus_pll_user", };
|
|
PNAME(mout_mphy_pll_user_t_p) = { "oscclk", "mout_mphy_pll_user", };
|
|
|
|
PNAME(mout_bus_mfc_pll_user_p) = { "mout_bus_pll_user", "mout_mfc_pll_user",};
|
|
PNAME(mout_mfc_bus_pll_user_p) = { "mout_mfc_pll_user", "mout_bus_pll_user",};
|
|
PNAME(mout_aclk_cam1_552_b_p) = { "mout_aclk_cam1_552_a",
|
|
"mout_mfc_pll_user", };
|
|
PNAME(mout_aclk_cam1_552_a_p) = { "mout_isp_pll", "mout_bus_pll_user", };
|
|
|
|
PNAME(mout_aclk_mfc_400_c_p) = { "mout_aclk_mfc_400_b",
|
|
"mout_mphy_pll_user", };
|
|
PNAME(mout_aclk_mfc_400_b_p) = { "mout_aclk_mfc_400_a",
|
|
"mout_bus_pll_user", };
|
|
PNAME(mout_aclk_mfc_400_a_p) = { "mout_mfc_pll_user", "mout_isp_pll", };
|
|
|
|
PNAME(mout_bus_mphy_pll_user_p) = { "mout_bus_pll_user",
|
|
"mout_mphy_pll_user", };
|
|
PNAME(mout_aclk_mscl_b_p) = { "mout_aclk_mscl_400_a",
|
|
"mout_mphy_pll_user", };
|
|
PNAME(mout_aclk_g2d_400_b_p) = { "mout_aclk_g2d_400_a",
|
|
"mout_mphy_pll_user", };
|
|
|
|
PNAME(mout_sclk_jpeg_c_p) = { "mout_sclk_jpeg_b", "mout_mphy_pll_user",};
|
|
PNAME(mout_sclk_jpeg_b_p) = { "mout_sclk_jpeg_a", "mout_mfc_pll_user", };
|
|
|
|
PNAME(mout_sclk_mmc2_b_p) = { "mout_sclk_mmc2_a", "mout_mfc_pll_user",};
|
|
PNAME(mout_sclk_mmc1_b_p) = { "mout_sclk_mmc1_a", "mout_mfc_pll_user",};
|
|
PNAME(mout_sclk_mmc0_d_p) = { "mout_sclk_mmc0_c", "mout_isp_pll", };
|
|
PNAME(mout_sclk_mmc0_c_p) = { "mout_sclk_mmc0_b", "mout_mphy_pll_user",};
|
|
PNAME(mout_sclk_mmc0_b_p) = { "mout_sclk_mmc0_a", "mout_mfc_pll_user", };
|
|
|
|
PNAME(mout_sclk_spdif_p) = { "sclk_audio0", "sclk_audio1",
|
|
"oscclk", "ioclk_spdif_extclk", };
|
|
PNAME(mout_sclk_audio1_p) = { "ioclk_audiocdclk1", "oscclk",
|
|
"mout_aud_pll_user_t",};
|
|
PNAME(mout_sclk_audio0_p) = { "ioclk_audiocdclk0", "oscclk",
|
|
"mout_aud_pll_user_t",};
|
|
|
|
PNAME(mout_sclk_hdmi_spdif_p) = { "sclk_audio1", "ioclk_spdif_extclk", };
|
|
|
|
static const struct samsung_fixed_factor_clock top_fixed_factor_clks[] __initconst = {
|
|
FFACTOR(0, "oscclk_efuse_common", "oscclk", 1, 1, 0),
|
|
};
|
|
|
|
static const struct samsung_fixed_rate_clock top_fixed_clks[] __initconst = {
|
|
/* Xi2s{0|1}CDCLK input clock for I2S/PCM */
|
|
FRATE(0, "ioclk_audiocdclk1", NULL, 0, 100000000),
|
|
FRATE(0, "ioclk_audiocdclk0", NULL, 0, 100000000),
|
|
/* Xi2s1SDI input clock for SPDIF */
|
|
FRATE(0, "ioclk_spdif_extclk", NULL, 0, 100000000),
|
|
/* XspiCLK[4:0] input clock for SPI */
|
|
FRATE(0, "ioclk_spi4_clk_in", NULL, 0, 50000000),
|
|
FRATE(0, "ioclk_spi3_clk_in", NULL, 0, 50000000),
|
|
FRATE(0, "ioclk_spi2_clk_in", NULL, 0, 50000000),
|
|
FRATE(0, "ioclk_spi1_clk_in", NULL, 0, 50000000),
|
|
FRATE(0, "ioclk_spi0_clk_in", NULL, 0, 50000000),
|
|
/* Xi2s1SCLK input clock for I2S1_BCLK */
|
|
FRATE(0, "ioclk_i2s1_bclk_in", NULL, 0, 12288000),
|
|
};
|
|
|
|
static const struct samsung_mux_clock top_mux_clks[] __initconst = {
|
|
/* MUX_SEL_TOP0 */
|
|
MUX(CLK_MOUT_AUD_PLL, "mout_aud_pll", mout_aud_pll_p, MUX_SEL_TOP0,
|
|
4, 1),
|
|
MUX(CLK_MOUT_ISP_PLL, "mout_isp_pll", mout_isp_pll_p, MUX_SEL_TOP0,
|
|
0, 1),
|
|
|
|
/* MUX_SEL_TOP1 */
|
|
MUX(CLK_MOUT_AUD_PLL_USER_T, "mout_aud_pll_user_t",
|
|
mout_aud_pll_user_p, MUX_SEL_TOP1, 12, 1),
|
|
MUX(CLK_MOUT_MPHY_PLL_USER, "mout_mphy_pll_user", mout_mphy_pll_user_p,
|
|
MUX_SEL_TOP1, 8, 1),
|
|
MUX(CLK_MOUT_MFC_PLL_USER, "mout_mfc_pll_user", mout_mfc_pll_user_p,
|
|
MUX_SEL_TOP1, 4, 1),
|
|
MUX(CLK_MOUT_BUS_PLL_USER, "mout_bus_pll_user", mout_bus_pll_user_p,
|
|
MUX_SEL_TOP1, 0, 1),
|
|
|
|
/* MUX_SEL_TOP2 */
|
|
MUX(CLK_MOUT_ACLK_HEVC_400, "mout_aclk_hevc_400",
|
|
mout_bus_mfc_pll_user_p, MUX_SEL_TOP2, 28, 1),
|
|
MUX(CLK_MOUT_ACLK_CAM1_333, "mout_aclk_cam1_333",
|
|
mout_mfc_bus_pll_user_p, MUX_SEL_TOP2, 16, 1),
|
|
MUX(CLK_MOUT_ACLK_CAM1_552_B, "mout_aclk_cam1_552_b",
|
|
mout_aclk_cam1_552_b_p, MUX_SEL_TOP2, 12, 1),
|
|
MUX(CLK_MOUT_ACLK_CAM1_552_A, "mout_aclk_cam1_552_a",
|
|
mout_aclk_cam1_552_a_p, MUX_SEL_TOP2, 8, 1),
|
|
MUX(CLK_MOUT_ACLK_ISP_DIS_400, "mout_aclk_isp_dis_400",
|
|
mout_bus_mfc_pll_user_p, MUX_SEL_TOP2, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_ISP_400, "mout_aclk_isp_400",
|
|
mout_bus_mfc_pll_user_p, MUX_SEL_TOP2, 0, 1),
|
|
|
|
/* MUX_SEL_TOP3 */
|
|
MUX(CLK_MOUT_ACLK_BUS0_400, "mout_aclk_bus0_400",
|
|
mout_bus_mphy_pll_user_p, MUX_SEL_TOP3, 20, 1),
|
|
MUX(CLK_MOUT_ACLK_MSCL_400_B, "mout_aclk_mscl_400_b",
|
|
mout_aclk_mscl_b_p, MUX_SEL_TOP3, 16, 1),
|
|
MUX(CLK_MOUT_ACLK_MSCL_400_A, "mout_aclk_mscl_400_a",
|
|
mout_bus_mfc_pll_user_p, MUX_SEL_TOP3, 12, 1),
|
|
MUX(CLK_MOUT_ACLK_GSCL_333, "mout_aclk_gscl_333",
|
|
mout_mfc_bus_pll_user_p, MUX_SEL_TOP3, 8, 1),
|
|
MUX(CLK_MOUT_ACLK_G2D_400_B, "mout_aclk_g2d_400_b",
|
|
mout_aclk_g2d_400_b_p, MUX_SEL_TOP3, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_G2D_400_A, "mout_aclk_g2d_400_a",
|
|
mout_bus_mfc_pll_user_p, MUX_SEL_TOP3, 0, 1),
|
|
|
|
/* MUX_SEL_TOP4 */
|
|
MUX(CLK_MOUT_ACLK_MFC_400_C, "mout_aclk_mfc_400_c",
|
|
mout_aclk_mfc_400_c_p, MUX_SEL_TOP4, 8, 1),
|
|
MUX(CLK_MOUT_ACLK_MFC_400_B, "mout_aclk_mfc_400_b",
|
|
mout_aclk_mfc_400_b_p, MUX_SEL_TOP4, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_MFC_400_A, "mout_aclk_mfc_400_a",
|
|
mout_aclk_mfc_400_a_p, MUX_SEL_TOP4, 0, 1),
|
|
|
|
/* MUX_SEL_TOP_MSCL */
|
|
MUX(CLK_MOUT_SCLK_JPEG_C, "mout_sclk_jpeg_c", mout_sclk_jpeg_c_p,
|
|
MUX_SEL_TOP_MSCL, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_JPEG_B, "mout_sclk_jpeg_b", mout_sclk_jpeg_b_p,
|
|
MUX_SEL_TOP_MSCL, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_JPEG_A, "mout_sclk_jpeg_a", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_MSCL, 0, 1),
|
|
|
|
/* MUX_SEL_TOP_CAM1 */
|
|
MUX(CLK_MOUT_SCLK_ISP_SENSOR2, "mout_sclk_isp_sensor2",
|
|
mout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 24, 1),
|
|
MUX(CLK_MOUT_SCLK_ISP_SENSOR1, "mout_sclk_isp_sensor1",
|
|
mout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_ISP_SENSOR0, "mout_sclk_isp_sensor0",
|
|
mout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_ISP_UART, "mout_sclk_isp_uart",
|
|
mout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_ISP_SPI1, "mout_sclk_isp_spi1",
|
|
mout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_ISP_SPI0, "mout_sclk_isp_spi0",
|
|
mout_bus_pll_user_t_p, MUX_SEL_TOP_CAM1, 0, 1),
|
|
|
|
/* MUX_SEL_TOP_FSYS0 */
|
|
MUX(CLK_MOUT_SCLK_MMC2_B, "mout_sclk_mmc2_b", mout_sclk_mmc2_b_p,
|
|
MUX_SEL_TOP_FSYS0, 28, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC2_A, "mout_sclk_mmc2_a", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_FSYS0, 24, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC1_B, "mout_sclk_mmc1_b", mout_sclk_mmc1_b_p,
|
|
MUX_SEL_TOP_FSYS0, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC1_A, "mout_sclk_mmc1_a", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_FSYS0, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC0_D, "mout_sclk_mmc0_d", mout_sclk_mmc0_d_p,
|
|
MUX_SEL_TOP_FSYS0, 12, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC0_C, "mout_sclk_mmc0_c", mout_sclk_mmc0_c_p,
|
|
MUX_SEL_TOP_FSYS0, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC0_B, "mout_sclk_mmc0_b", mout_sclk_mmc0_b_p,
|
|
MUX_SEL_TOP_FSYS0, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC0_A, "mout_sclk_mmc0_a", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_FSYS0, 0, 1),
|
|
|
|
/* MUX_SEL_TOP_FSYS1 */
|
|
MUX(CLK_MOUT_SCLK_PCIE_100, "mout_sclk_pcie_100", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_FSYS1, 12, 1),
|
|
MUX(CLK_MOUT_SCLK_UFSUNIPRO, "mout_sclk_ufsunipro",
|
|
mout_mphy_pll_user_t_p, MUX_SEL_TOP_FSYS1, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_USBHOST30, "mout_sclk_usbhost30",
|
|
mout_bus_pll_user_t_p, MUX_SEL_TOP_FSYS1, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_USBDRD30, "mout_sclk_usbdrd30",
|
|
mout_bus_pll_user_t_p, MUX_SEL_TOP_FSYS1, 0, 1),
|
|
|
|
/* MUX_SEL_TOP_PERIC0 */
|
|
MUX(CLK_MOUT_SCLK_SPI4, "mout_sclk_spi4", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_PERIC0, 28, 1),
|
|
MUX(CLK_MOUT_SCLK_SPI3, "mout_sclk_spi3", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_PERIC0, 24, 1),
|
|
MUX(CLK_MOUT_SCLK_UART2, "mout_sclk_uart2", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_PERIC0, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_UART1, "mout_sclk_uart1", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_PERIC0, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_UART0, "mout_sclk_uart0", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_PERIC0, 12, 1),
|
|
MUX(CLK_MOUT_SCLK_SPI2, "mout_sclk_spi2", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_PERIC0, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_SPI1, "mout_sclk_spi1", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_PERIC0, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_SPI0, "mout_sclk_spi0", mout_bus_pll_user_t_p,
|
|
MUX_SEL_TOP_PERIC0, 0, 1),
|
|
|
|
/* MUX_SEL_TOP_PERIC1 */
|
|
MUX(CLK_MOUT_SCLK_SLIMBUS, "mout_sclk_slimbus", mout_aud_pll_user_p,
|
|
MUX_SEL_TOP_PERIC1, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_SPDIF, "mout_sclk_spdif", mout_sclk_spdif_p,
|
|
MUX_SEL_TOP_PERIC1, 12, 2),
|
|
MUX(CLK_MOUT_SCLK_AUDIO1, "mout_sclk_audio1", mout_sclk_audio1_p,
|
|
MUX_SEL_TOP_PERIC1, 4, 2),
|
|
MUX(CLK_MOUT_SCLK_AUDIO0, "mout_sclk_audio0", mout_sclk_audio0_p,
|
|
MUX_SEL_TOP_PERIC1, 0, 2),
|
|
|
|
/* MUX_SEL_TOP_DISP */
|
|
MUX(CLK_MOUT_SCLK_HDMI_SPDIF, "mout_sclk_hdmi_spdif",
|
|
mout_sclk_hdmi_spdif_p, MUX_SEL_TOP_DISP, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock top_div_clks[] __initconst = {
|
|
/* DIV_TOP0 */
|
|
DIV(CLK_DIV_ACLK_CAM1_333, "div_aclk_cam1_333", "mout_aclk_cam1_333",
|
|
DIV_TOP0, 28, 3),
|
|
DIV(CLK_DIV_ACLK_CAM1_400, "div_aclk_cam1_400", "mout_bus_pll_user",
|
|
DIV_TOP0, 24, 3),
|
|
DIV(CLK_DIV_ACLK_CAM1_552, "div_aclk_cam1_552", "mout_aclk_cam1_552_b",
|
|
DIV_TOP0, 20, 3),
|
|
DIV(CLK_DIV_ACLK_CAM0_333, "div_aclk_cam0_333", "mout_mfc_pll_user",
|
|
DIV_TOP0, 16, 3),
|
|
DIV(CLK_DIV_ACLK_CAM0_400, "div_aclk_cam0_400", "mout_bus_pll_user",
|
|
DIV_TOP0, 12, 3),
|
|
DIV(CLK_DIV_ACLK_CAM0_552, "div_aclk_cam0_552", "mout_isp_pll",
|
|
DIV_TOP0, 8, 3),
|
|
DIV(CLK_DIV_ACLK_ISP_DIS_400, "div_aclk_isp_dis_400",
|
|
"mout_aclk_isp_dis_400", DIV_TOP0, 4, 4),
|
|
DIV(CLK_DIV_ACLK_ISP_400, "div_aclk_isp_400",
|
|
"mout_aclk_isp_400", DIV_TOP0, 0, 4),
|
|
|
|
/* DIV_TOP1 */
|
|
DIV(CLK_DIV_ACLK_GSCL_111, "div_aclk_gscl_111", "mout_aclk_gscl_333",
|
|
DIV_TOP1, 28, 3),
|
|
DIV(CLK_DIV_ACLK_GSCL_333, "div_aclk_gscl_333", "mout_aclk_gscl_333",
|
|
DIV_TOP1, 24, 3),
|
|
DIV(CLK_DIV_ACLK_HEVC_400, "div_aclk_hevc_400", "mout_aclk_hevc_400",
|
|
DIV_TOP1, 20, 3),
|
|
DIV(CLK_DIV_ACLK_MFC_400, "div_aclk_mfc_400", "mout_aclk_mfc_400_c",
|
|
DIV_TOP1, 12, 3),
|
|
DIV(CLK_DIV_ACLK_G2D_266, "div_aclk_g2d_266", "mout_bus_pll_user",
|
|
DIV_TOP1, 8, 3),
|
|
DIV(CLK_DIV_ACLK_G2D_400, "div_aclk_g2d_400", "mout_aclk_g2d_400_b",
|
|
DIV_TOP1, 0, 3),
|
|
|
|
/* DIV_TOP2 */
|
|
DIV(CLK_DIV_ACLK_MSCL_400, "div_aclk_mscl_400", "mout_aclk_mscl_400_b",
|
|
DIV_TOP2, 4, 3),
|
|
DIV(CLK_DIV_ACLK_FSYS_200, "div_aclk_fsys_200", "mout_bus_pll_user",
|
|
DIV_TOP2, 0, 3),
|
|
|
|
/* DIV_TOP3 */
|
|
DIV(CLK_DIV_ACLK_IMEM_SSSX_266, "div_aclk_imem_sssx_266",
|
|
"mout_bus_pll_user", DIV_TOP3, 24, 3),
|
|
DIV(CLK_DIV_ACLK_IMEM_200, "div_aclk_imem_200",
|
|
"mout_bus_pll_user", DIV_TOP3, 20, 3),
|
|
DIV(CLK_DIV_ACLK_IMEM_266, "div_aclk_imem_266",
|
|
"mout_bus_pll_user", DIV_TOP3, 16, 3),
|
|
DIV(CLK_DIV_ACLK_PERIC_66_B, "div_aclk_peric_66_b",
|
|
"div_aclk_peric_66_a", DIV_TOP3, 12, 3),
|
|
DIV(CLK_DIV_ACLK_PERIC_66_A, "div_aclk_peric_66_a",
|
|
"mout_bus_pll_user", DIV_TOP3, 8, 3),
|
|
DIV(CLK_DIV_ACLK_PERIS_66_B, "div_aclk_peris_66_b",
|
|
"div_aclk_peris_66_a", DIV_TOP3, 4, 3),
|
|
DIV(CLK_DIV_ACLK_PERIS_66_A, "div_aclk_peris_66_a",
|
|
"mout_bus_pll_user", DIV_TOP3, 0, 3),
|
|
|
|
/* DIV_TOP4 */
|
|
DIV(CLK_DIV_ACLK_G3D_400, "div_aclk_g3d_400", "mout_bus_pll_user",
|
|
DIV_TOP4, 8, 3),
|
|
DIV(CLK_DIV_ACLK_BUS0_400, "div_aclk_bus0_400", "mout_aclk_bus0_400",
|
|
DIV_TOP4, 4, 3),
|
|
DIV(CLK_DIV_ACLK_BUS1_400, "div_aclk_bus1_400", "mout_bus_pll_user",
|
|
DIV_TOP4, 0, 3),
|
|
|
|
/* DIV_TOP_MSCL */
|
|
DIV(CLK_DIV_SCLK_JPEG, "div_sclk_jpeg", "mout_sclk_jpeg_c",
|
|
DIV_TOP_MSCL, 0, 4),
|
|
|
|
/* DIV_TOP_CAM10 */
|
|
DIV(CLK_DIV_SCLK_ISP_UART, "div_sclk_isp_uart", "mout_sclk_isp_uart",
|
|
DIV_TOP_CAM10, 24, 5),
|
|
DIV(CLK_DIV_SCLK_ISP_SPI1_B, "div_sclk_isp_spi1_b",
|
|
"div_sclk_isp_spi1_a", DIV_TOP_CAM10, 16, 8),
|
|
DIV(CLK_DIV_SCLK_ISP_SPI1_A, "div_sclk_isp_spi1_a",
|
|
"mout_sclk_isp_spi1", DIV_TOP_CAM10, 12, 4),
|
|
DIV(CLK_DIV_SCLK_ISP_SPI0_B, "div_sclk_isp_spi0_b",
|
|
"div_sclk_isp_spi0_a", DIV_TOP_CAM10, 4, 8),
|
|
DIV(CLK_DIV_SCLK_ISP_SPI0_A, "div_sclk_isp_spi0_a",
|
|
"mout_sclk_isp_spi0", DIV_TOP_CAM10, 0, 4),
|
|
|
|
/* DIV_TOP_CAM11 */
|
|
DIV(CLK_DIV_SCLK_ISP_SENSOR2_B, "div_sclk_isp_sensor2_b",
|
|
"div_sclk_isp_sensor2_a", DIV_TOP_CAM11, 20, 4),
|
|
DIV(CLK_DIV_SCLK_ISP_SENSOR2_A, "div_sclk_isp_sensor2_a",
|
|
"mout_sclk_isp_sensor2", DIV_TOP_CAM11, 16, 4),
|
|
DIV(CLK_DIV_SCLK_ISP_SENSOR1_B, "div_sclk_isp_sensor1_b",
|
|
"div_sclk_isp_sensor1_a", DIV_TOP_CAM11, 12, 4),
|
|
DIV(CLK_DIV_SCLK_ISP_SENSOR1_A, "div_sclk_isp_sensor1_a",
|
|
"mout_sclk_isp_sensor1", DIV_TOP_CAM11, 8, 4),
|
|
DIV(CLK_DIV_SCLK_ISP_SENSOR0_B, "div_sclk_isp_sensor0_b",
|
|
"div_sclk_isp_sensor0_a", DIV_TOP_CAM11, 4, 4),
|
|
DIV(CLK_DIV_SCLK_ISP_SENSOR0_A, "div_sclk_isp_sensor0_a",
|
|
"mout_sclk_isp_sensor0", DIV_TOP_CAM11, 0, 4),
|
|
|
|
/* DIV_TOP_FSYS0 */
|
|
DIV(CLK_DIV_SCLK_MMC1_B, "div_sclk_mmc1_b", "div_sclk_mmc1_a",
|
|
DIV_TOP_FSYS0, 16, 8),
|
|
DIV(CLK_DIV_SCLK_MMC1_A, "div_sclk_mmc1_a", "mout_sclk_mmc1_b",
|
|
DIV_TOP_FSYS0, 12, 4),
|
|
DIV_F(CLK_DIV_SCLK_MMC0_B, "div_sclk_mmc0_b", "div_sclk_mmc0_a",
|
|
DIV_TOP_FSYS0, 4, 8, CLK_SET_RATE_PARENT, 0),
|
|
DIV_F(CLK_DIV_SCLK_MMC0_A, "div_sclk_mmc0_a", "mout_sclk_mmc0_d",
|
|
DIV_TOP_FSYS0, 0, 4, CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* DIV_TOP_FSYS1 */
|
|
DIV(CLK_DIV_SCLK_MMC2_B, "div_sclk_mmc2_b", "div_sclk_mmc2_a",
|
|
DIV_TOP_FSYS1, 4, 8),
|
|
DIV(CLK_DIV_SCLK_MMC2_A, "div_sclk_mmc2_a", "mout_sclk_mmc2_b",
|
|
DIV_TOP_FSYS1, 0, 4),
|
|
|
|
/* DIV_TOP_FSYS2 */
|
|
DIV(CLK_DIV_SCLK_PCIE_100, "div_sclk_pcie_100", "mout_sclk_pcie_100",
|
|
DIV_TOP_FSYS2, 12, 3),
|
|
DIV(CLK_DIV_SCLK_USBHOST30, "div_sclk_usbhost30",
|
|
"mout_sclk_usbhost30", DIV_TOP_FSYS2, 8, 4),
|
|
DIV(CLK_DIV_SCLK_UFSUNIPRO, "div_sclk_ufsunipro",
|
|
"mout_sclk_ufsunipro", DIV_TOP_FSYS2, 4, 4),
|
|
DIV(CLK_DIV_SCLK_USBDRD30, "div_sclk_usbdrd30", "mout_sclk_usbdrd30",
|
|
DIV_TOP_FSYS2, 0, 4),
|
|
|
|
/* DIV_TOP_PERIC0 */
|
|
DIV(CLK_DIV_SCLK_SPI1_B, "div_sclk_spi1_b", "div_sclk_spi1_a",
|
|
DIV_TOP_PERIC0, 16, 8),
|
|
DIV(CLK_DIV_SCLK_SPI1_A, "div_sclk_spi1_a", "mout_sclk_spi1",
|
|
DIV_TOP_PERIC0, 12, 4),
|
|
DIV(CLK_DIV_SCLK_SPI0_B, "div_sclk_spi0_b", "div_sclk_spi0_a",
|
|
DIV_TOP_PERIC0, 4, 8),
|
|
DIV(CLK_DIV_SCLK_SPI0_A, "div_sclk_spi0_a", "mout_sclk_spi0",
|
|
DIV_TOP_PERIC0, 0, 4),
|
|
|
|
/* DIV_TOP_PERIC1 */
|
|
DIV(CLK_DIV_SCLK_SPI2_B, "div_sclk_spi2_b", "div_sclk_spi2_a",
|
|
DIV_TOP_PERIC1, 4, 8),
|
|
DIV(CLK_DIV_SCLK_SPI2_A, "div_sclk_spi2_a", "mout_sclk_spi2",
|
|
DIV_TOP_PERIC1, 0, 4),
|
|
|
|
/* DIV_TOP_PERIC2 */
|
|
DIV(CLK_DIV_SCLK_UART2, "div_sclk_uart2", "mout_sclk_uart2",
|
|
DIV_TOP_PERIC2, 8, 4),
|
|
DIV(CLK_DIV_SCLK_UART1, "div_sclk_uart1", "mout_sclk_uart0",
|
|
DIV_TOP_PERIC2, 4, 4),
|
|
DIV(CLK_DIV_SCLK_UART0, "div_sclk_uart0", "mout_sclk_uart1",
|
|
DIV_TOP_PERIC2, 0, 4),
|
|
|
|
/* DIV_TOP_PERIC3 */
|
|
DIV(CLK_DIV_SCLK_I2S1, "div_sclk_i2s1", "sclk_audio1",
|
|
DIV_TOP_PERIC3, 16, 6),
|
|
DIV(CLK_DIV_SCLK_PCM1, "div_sclk_pcm1", "sclk_audio1",
|
|
DIV_TOP_PERIC3, 8, 8),
|
|
DIV(CLK_DIV_SCLK_AUDIO1, "div_sclk_audio1", "mout_sclk_audio1",
|
|
DIV_TOP_PERIC3, 4, 4),
|
|
DIV(CLK_DIV_SCLK_AUDIO0, "div_sclk_audio0", "mout_sclk_audio0",
|
|
DIV_TOP_PERIC3, 0, 4),
|
|
|
|
/* DIV_TOP_PERIC4 */
|
|
DIV(CLK_DIV_SCLK_SPI4_B, "div_sclk_spi4_b", "div_sclk_spi4_a",
|
|
DIV_TOP_PERIC4, 16, 8),
|
|
DIV(CLK_DIV_SCLK_SPI4_A, "div_sclk_spi4_a", "mout_sclk_spi4",
|
|
DIV_TOP_PERIC4, 12, 4),
|
|
DIV(CLK_DIV_SCLK_SPI3_B, "div_sclk_spi3_b", "div_sclk_spi3_a",
|
|
DIV_TOP_PERIC4, 4, 8),
|
|
DIV(CLK_DIV_SCLK_SPI3_A, "div_sclk_spi3_a", "mout_sclk_spi3",
|
|
DIV_TOP_PERIC4, 0, 4),
|
|
};
|
|
|
|
static const struct samsung_gate_clock top_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_TOP */
|
|
GATE(CLK_ACLK_G3D_400, "aclk_g3d_400", "div_aclk_g3d_400",
|
|
ENABLE_ACLK_TOP, 30, CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_IMEM_SSX_266, "aclk_imem_ssx_266",
|
|
"div_aclk_imem_sssx_266", ENABLE_ACLK_TOP,
|
|
29, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BUS0_400, "aclk_bus0_400", "div_aclk_bus0_400",
|
|
ENABLE_ACLK_TOP, 26,
|
|
CLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_ACLK_BUS1_400, "aclk_bus1_400", "div_aclk_bus1_400",
|
|
ENABLE_ACLK_TOP, 25,
|
|
CLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_ACLK_IMEM_200, "aclk_imem_200", "div_aclk_imem_266",
|
|
ENABLE_ACLK_TOP, 24,
|
|
CLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_ACLK_IMEM_266, "aclk_imem_266", "div_aclk_imem_200",
|
|
ENABLE_ACLK_TOP, 23,
|
|
CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_ACLK_PERIC_66, "aclk_peric_66", "div_aclk_peric_66_b",
|
|
ENABLE_ACLK_TOP, 22,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_PERIS_66, "aclk_peris_66", "div_aclk_peris_66_b",
|
|
ENABLE_ACLK_TOP, 21,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_MSCL_400, "aclk_mscl_400", "div_aclk_mscl_400",
|
|
ENABLE_ACLK_TOP, 19,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_FSYS_200, "aclk_fsys_200", "div_aclk_fsys_200",
|
|
ENABLE_ACLK_TOP, 18,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_GSCL_111, "aclk_gscl_111", "div_aclk_gscl_111",
|
|
ENABLE_ACLK_TOP, 15,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_GSCL_333, "aclk_gscl_333", "div_aclk_gscl_333",
|
|
ENABLE_ACLK_TOP, 14,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_CAM1_333, "aclk_cam1_333", "div_aclk_cam1_333",
|
|
ENABLE_ACLK_TOP, 13,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_CAM1_400, "aclk_cam1_400", "div_aclk_cam1_400",
|
|
ENABLE_ACLK_TOP, 12,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_CAM1_552, "aclk_cam1_552", "div_aclk_cam1_552",
|
|
ENABLE_ACLK_TOP, 11,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_CAM0_333, "aclk_cam0_333", "div_aclk_cam0_333",
|
|
ENABLE_ACLK_TOP, 10,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_CAM0_400, "aclk_cam0_400", "div_aclk_cam0_400",
|
|
ENABLE_ACLK_TOP, 9,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_CAM0_552, "aclk_cam0_552", "div_aclk_cam0_552",
|
|
ENABLE_ACLK_TOP, 8,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ISP_DIS_400, "aclk_isp_dis_400", "div_aclk_isp_dis_400",
|
|
ENABLE_ACLK_TOP, 7,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ISP_400, "aclk_isp_400", "div_aclk_isp_400",
|
|
ENABLE_ACLK_TOP, 6,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_HEVC_400, "aclk_hevc_400", "div_aclk_hevc_400",
|
|
ENABLE_ACLK_TOP, 5,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_MFC_400, "aclk_mfc_400", "div_aclk_mfc_400",
|
|
ENABLE_ACLK_TOP, 3,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
GATE(CLK_ACLK_G2D_266, "aclk_g2d_266", "div_aclk_g2d_266",
|
|
ENABLE_ACLK_TOP, 2,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_G2D_400, "aclk_g2d_400", "div_aclk_g2d_400",
|
|
ENABLE_ACLK_TOP, 0,
|
|
CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, 0),
|
|
|
|
/* ENABLE_SCLK_TOP_MSCL */
|
|
GATE(CLK_SCLK_JPEG_MSCL, "sclk_jpeg_mscl", "div_sclk_jpeg",
|
|
ENABLE_SCLK_TOP_MSCL, 0, CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* ENABLE_SCLK_TOP_CAM1 */
|
|
GATE(CLK_SCLK_ISP_SENSOR2, "sclk_isp_sensor2", "div_sclk_isp_sensor2_b",
|
|
ENABLE_SCLK_TOP_CAM1, 7, 0, 0),
|
|
GATE(CLK_SCLK_ISP_SENSOR1, "sclk_isp_sensor1", "div_sclk_isp_sensor1_b",
|
|
ENABLE_SCLK_TOP_CAM1, 6, 0, 0),
|
|
GATE(CLK_SCLK_ISP_SENSOR0, "sclk_isp_sensor0", "div_sclk_isp_sensor0_b",
|
|
ENABLE_SCLK_TOP_CAM1, 5, 0, 0),
|
|
GATE(CLK_SCLK_ISP_MCTADC_CAM1, "sclk_isp_mctadc_cam1", "oscclk",
|
|
ENABLE_SCLK_TOP_CAM1, 4, 0, 0),
|
|
GATE(CLK_SCLK_ISP_UART_CAM1, "sclk_isp_uart_cam1", "div_sclk_isp_uart",
|
|
ENABLE_SCLK_TOP_CAM1, 2, 0, 0),
|
|
GATE(CLK_SCLK_ISP_SPI1_CAM1, "sclk_isp_spi1_cam1", "div_sclk_isp_spi1_b",
|
|
ENABLE_SCLK_TOP_CAM1, 1, 0, 0),
|
|
GATE(CLK_SCLK_ISP_SPI0_CAM1, "sclk_isp_spi0_cam1", "div_sclk_isp_spi0_b",
|
|
ENABLE_SCLK_TOP_CAM1, 0, 0, 0),
|
|
|
|
/* ENABLE_SCLK_TOP_DISP */
|
|
GATE(CLK_SCLK_HDMI_SPDIF_DISP, "sclk_hdmi_spdif_disp",
|
|
"mout_sclk_hdmi_spdif", ENABLE_SCLK_TOP_DISP, 0,
|
|
CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_TOP_FSYS */
|
|
GATE(CLK_SCLK_PCIE_100_FSYS, "sclk_pcie_100_fsys", "div_sclk_pcie_100",
|
|
ENABLE_SCLK_TOP_FSYS, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_MMC2_FSYS, "sclk_mmc2_fsys", "div_sclk_mmc2_b",
|
|
ENABLE_SCLK_TOP_FSYS, 6, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_MMC1_FSYS, "sclk_mmc1_fsys", "div_sclk_mmc1_b",
|
|
ENABLE_SCLK_TOP_FSYS, 5, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_MMC0_FSYS, "sclk_mmc0_fsys", "div_sclk_mmc0_b",
|
|
ENABLE_SCLK_TOP_FSYS, 4, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_UFSUNIPRO_FSYS, "sclk_ufsunipro_fsys",
|
|
"div_sclk_ufsunipro", ENABLE_SCLK_TOP_FSYS,
|
|
3, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_USBHOST30_FSYS, "sclk_usbhost30_fsys",
|
|
"div_sclk_usbhost30", ENABLE_SCLK_TOP_FSYS,
|
|
1, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_USBDRD30_FSYS, "sclk_usbdrd30_fsys",
|
|
"div_sclk_usbdrd30", ENABLE_SCLK_TOP_FSYS,
|
|
0, CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* ENABLE_SCLK_TOP_PERIC */
|
|
GATE(CLK_SCLK_SPI4_PERIC, "sclk_spi4_peric", "div_sclk_spi4_b",
|
|
ENABLE_SCLK_TOP_PERIC, 12, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPI3_PERIC, "sclk_spi3_peric", "div_sclk_spi3_b",
|
|
ENABLE_SCLK_TOP_PERIC, 11, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPDIF_PERIC, "sclk_spdif_peric", "mout_sclk_spdif",
|
|
ENABLE_SCLK_TOP_PERIC, 9, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_I2S1_PERIC, "sclk_i2s1_peric", "div_sclk_i2s1",
|
|
ENABLE_SCLK_TOP_PERIC, 8, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_PCM1_PERIC, "sclk_pcm1_peric", "div_sclk_pcm1",
|
|
ENABLE_SCLK_TOP_PERIC, 7, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_UART2_PERIC, "sclk_uart2_peric", "div_sclk_uart2",
|
|
ENABLE_SCLK_TOP_PERIC, 5, CLK_SET_RATE_PARENT |
|
|
CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_UART1_PERIC, "sclk_uart1_peric", "div_sclk_uart1",
|
|
ENABLE_SCLK_TOP_PERIC, 4, CLK_SET_RATE_PARENT |
|
|
CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_UART0_PERIC, "sclk_uart0_peric", "div_sclk_uart0",
|
|
ENABLE_SCLK_TOP_PERIC, 3, CLK_SET_RATE_PARENT |
|
|
CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_SPI2_PERIC, "sclk_spi2_peric", "div_sclk_spi2_b",
|
|
ENABLE_SCLK_TOP_PERIC, 2, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPI1_PERIC, "sclk_spi1_peric", "div_sclk_spi1_b",
|
|
ENABLE_SCLK_TOP_PERIC, 1, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPI0_PERIC, "sclk_spi0_peric", "div_sclk_spi0_b",
|
|
ENABLE_SCLK_TOP_PERIC, 0, CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* MUX_ENABLE_TOP_PERIC1 */
|
|
GATE(CLK_SCLK_SLIMBUS, "sclk_slimbus", "mout_sclk_slimbus",
|
|
MUX_ENABLE_TOP_PERIC1, 16, 0, 0),
|
|
GATE(CLK_SCLK_AUDIO1, "sclk_audio1", "div_sclk_audio1",
|
|
MUX_ENABLE_TOP_PERIC1, 4, 0, 0),
|
|
GATE(CLK_SCLK_AUDIO0, "sclk_audio0", "div_sclk_audio0",
|
|
MUX_ENABLE_TOP_PERIC1, 0, 0, 0),
|
|
};
|
|
|
|
/*
|
|
* ATLAS_PLL & APOLLO_PLL & MEM0_PLL & MEM1_PLL & BUS_PLL & MFC_PLL
|
|
* & MPHY_PLL & G3D_PLL & DISP_PLL & ISP_PLL
|
|
*/
|
|
static const struct samsung_pll_rate_table exynos5433_pll_rates[] __initconst = {
|
|
PLL_35XX_RATE(2500000000U, 625, 6, 0),
|
|
PLL_35XX_RATE(2400000000U, 500, 5, 0),
|
|
PLL_35XX_RATE(2300000000U, 575, 6, 0),
|
|
PLL_35XX_RATE(2200000000U, 550, 6, 0),
|
|
PLL_35XX_RATE(2100000000U, 350, 4, 0),
|
|
PLL_35XX_RATE(2000000000U, 500, 6, 0),
|
|
PLL_35XX_RATE(1900000000U, 475, 6, 0),
|
|
PLL_35XX_RATE(1800000000U, 375, 5, 0),
|
|
PLL_35XX_RATE(1700000000U, 425, 6, 0),
|
|
PLL_35XX_RATE(1600000000U, 400, 6, 0),
|
|
PLL_35XX_RATE(1500000000U, 250, 4, 0),
|
|
PLL_35XX_RATE(1400000000U, 350, 6, 0),
|
|
PLL_35XX_RATE(1332000000U, 222, 4, 0),
|
|
PLL_35XX_RATE(1300000000U, 325, 6, 0),
|
|
PLL_35XX_RATE(1200000000U, 500, 5, 1),
|
|
PLL_35XX_RATE(1100000000U, 550, 6, 1),
|
|
PLL_35XX_RATE(1086000000U, 362, 4, 1),
|
|
PLL_35XX_RATE(1066000000U, 533, 6, 1),
|
|
PLL_35XX_RATE(1000000000U, 500, 6, 1),
|
|
PLL_35XX_RATE(933000000U, 311, 4, 1),
|
|
PLL_35XX_RATE(921000000U, 307, 4, 1),
|
|
PLL_35XX_RATE(900000000U, 375, 5, 1),
|
|
PLL_35XX_RATE(825000000U, 275, 4, 1),
|
|
PLL_35XX_RATE(800000000U, 400, 6, 1),
|
|
PLL_35XX_RATE(733000000U, 733, 12, 1),
|
|
PLL_35XX_RATE(700000000U, 175, 3, 1),
|
|
PLL_35XX_RATE(667000000U, 222, 4, 1),
|
|
PLL_35XX_RATE(633000000U, 211, 4, 1),
|
|
PLL_35XX_RATE(600000000U, 500, 5, 2),
|
|
PLL_35XX_RATE(552000000U, 460, 5, 2),
|
|
PLL_35XX_RATE(550000000U, 550, 6, 2),
|
|
PLL_35XX_RATE(543000000U, 362, 4, 2),
|
|
PLL_35XX_RATE(533000000U, 533, 6, 2),
|
|
PLL_35XX_RATE(500000000U, 500, 6, 2),
|
|
PLL_35XX_RATE(444000000U, 370, 5, 2),
|
|
PLL_35XX_RATE(420000000U, 350, 5, 2),
|
|
PLL_35XX_RATE(400000000U, 400, 6, 2),
|
|
PLL_35XX_RATE(350000000U, 350, 6, 2),
|
|
PLL_35XX_RATE(333000000U, 222, 4, 2),
|
|
PLL_35XX_RATE(300000000U, 500, 5, 3),
|
|
PLL_35XX_RATE(278000000U, 556, 6, 3),
|
|
PLL_35XX_RATE(266000000U, 532, 6, 3),
|
|
PLL_35XX_RATE(250000000U, 500, 6, 3),
|
|
PLL_35XX_RATE(200000000U, 400, 6, 3),
|
|
PLL_35XX_RATE(166000000U, 332, 6, 3),
|
|
PLL_35XX_RATE(160000000U, 320, 6, 3),
|
|
PLL_35XX_RATE(133000000U, 532, 6, 4),
|
|
PLL_35XX_RATE(100000000U, 400, 6, 4),
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
/* AUD_PLL */
|
|
static const struct samsung_pll_rate_table exynos5433_aud_pll_rates[] __initconst = {
|
|
PLL_36XX_RATE(400000000U, 200, 3, 2, 0),
|
|
PLL_36XX_RATE(393216000U, 197, 3, 2, -25690),
|
|
PLL_36XX_RATE(384000000U, 128, 2, 2, 0),
|
|
PLL_36XX_RATE(368640000U, 246, 4, 2, -15729),
|
|
PLL_36XX_RATE(361507200U, 181, 3, 2, -16148),
|
|
PLL_36XX_RATE(338688000U, 113, 2, 2, -6816),
|
|
PLL_36XX_RATE(294912000U, 98, 1, 3, 19923),
|
|
PLL_36XX_RATE(288000000U, 96, 1, 3, 0),
|
|
PLL_36XX_RATE(252000000U, 84, 1, 3, 0),
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
static const struct samsung_pll_clock top_pll_clks[] __initconst = {
|
|
PLL(pll_35xx, CLK_FOUT_ISP_PLL, "fout_isp_pll", "oscclk",
|
|
ISP_PLL_LOCK, ISP_PLL_CON0, exynos5433_pll_rates),
|
|
PLL(pll_36xx, CLK_FOUT_AUD_PLL, "fout_aud_pll", "oscclk",
|
|
AUD_PLL_LOCK, AUD_PLL_CON0, exynos5433_aud_pll_rates),
|
|
};
|
|
|
|
static const struct samsung_cmu_info top_cmu_info __initconst = {
|
|
.pll_clks = top_pll_clks,
|
|
.nr_pll_clks = ARRAY_SIZE(top_pll_clks),
|
|
.mux_clks = top_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(top_mux_clks),
|
|
.div_clks = top_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(top_div_clks),
|
|
.gate_clks = top_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(top_gate_clks),
|
|
.fixed_clks = top_fixed_clks,
|
|
.nr_fixed_clks = ARRAY_SIZE(top_fixed_clks),
|
|
.fixed_factor_clks = top_fixed_factor_clks,
|
|
.nr_fixed_factor_clks = ARRAY_SIZE(top_fixed_factor_clks),
|
|
.nr_clk_ids = TOP_NR_CLK,
|
|
.clk_regs = top_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(top_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_top_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &top_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_top, "samsung,exynos5433-cmu-top",
|
|
exynos5433_cmu_top_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_CPIF
|
|
*/
|
|
#define MPHY_PLL_LOCK 0x0000
|
|
#define MPHY_PLL_CON0 0x0100
|
|
#define MPHY_PLL_CON1 0x0104
|
|
#define MPHY_PLL_FREQ_DET 0x010c
|
|
#define MUX_SEL_CPIF0 0x0200
|
|
#define DIV_CPIF 0x0600
|
|
#define ENABLE_SCLK_CPIF 0x0a00
|
|
|
|
static const unsigned long cpif_clk_regs[] __initconst = {
|
|
MPHY_PLL_LOCK,
|
|
MPHY_PLL_CON0,
|
|
MPHY_PLL_CON1,
|
|
MPHY_PLL_FREQ_DET,
|
|
MUX_SEL_CPIF0,
|
|
DIV_CPIF,
|
|
ENABLE_SCLK_CPIF,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_mphy_pll_p) = { "oscclk", "fout_mphy_pll", };
|
|
|
|
static const struct samsung_pll_clock cpif_pll_clks[] __initconst = {
|
|
PLL(pll_35xx, CLK_FOUT_MPHY_PLL, "fout_mphy_pll", "oscclk",
|
|
MPHY_PLL_LOCK, MPHY_PLL_CON0, exynos5433_pll_rates),
|
|
};
|
|
|
|
static const struct samsung_mux_clock cpif_mux_clks[] __initconst = {
|
|
/* MUX_SEL_CPIF0 */
|
|
MUX(CLK_MOUT_MPHY_PLL, "mout_mphy_pll", mout_mphy_pll_p, MUX_SEL_CPIF0,
|
|
0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock cpif_div_clks[] __initconst = {
|
|
/* DIV_CPIF */
|
|
DIV(CLK_DIV_SCLK_MPHY, "div_sclk_mphy", "mout_mphy_pll", DIV_CPIF,
|
|
0, 6),
|
|
};
|
|
|
|
static const struct samsung_gate_clock cpif_gate_clks[] __initconst = {
|
|
/* ENABLE_SCLK_CPIF */
|
|
GATE(CLK_SCLK_MPHY_PLL, "sclk_mphy_pll", "mout_mphy_pll",
|
|
ENABLE_SCLK_CPIF, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_UFS_MPHY, "sclk_ufs_mphy", "div_sclk_mphy",
|
|
ENABLE_SCLK_CPIF, 4, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info cpif_cmu_info __initconst = {
|
|
.pll_clks = cpif_pll_clks,
|
|
.nr_pll_clks = ARRAY_SIZE(cpif_pll_clks),
|
|
.mux_clks = cpif_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(cpif_mux_clks),
|
|
.div_clks = cpif_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(cpif_div_clks),
|
|
.gate_clks = cpif_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(cpif_gate_clks),
|
|
.nr_clk_ids = CPIF_NR_CLK,
|
|
.clk_regs = cpif_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(cpif_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_cpif_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &cpif_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_cpif, "samsung,exynos5433-cmu-cpif",
|
|
exynos5433_cmu_cpif_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_MIF
|
|
*/
|
|
#define MEM0_PLL_LOCK 0x0000
|
|
#define MEM1_PLL_LOCK 0x0004
|
|
#define BUS_PLL_LOCK 0x0008
|
|
#define MFC_PLL_LOCK 0x000c
|
|
#define MEM0_PLL_CON0 0x0100
|
|
#define MEM0_PLL_CON1 0x0104
|
|
#define MEM0_PLL_FREQ_DET 0x010c
|
|
#define MEM1_PLL_CON0 0x0110
|
|
#define MEM1_PLL_CON1 0x0114
|
|
#define MEM1_PLL_FREQ_DET 0x011c
|
|
#define BUS_PLL_CON0 0x0120
|
|
#define BUS_PLL_CON1 0x0124
|
|
#define BUS_PLL_FREQ_DET 0x012c
|
|
#define MFC_PLL_CON0 0x0130
|
|
#define MFC_PLL_CON1 0x0134
|
|
#define MFC_PLL_FREQ_DET 0x013c
|
|
#define MUX_SEL_MIF0 0x0200
|
|
#define MUX_SEL_MIF1 0x0204
|
|
#define MUX_SEL_MIF2 0x0208
|
|
#define MUX_SEL_MIF3 0x020c
|
|
#define MUX_SEL_MIF4 0x0210
|
|
#define MUX_SEL_MIF5 0x0214
|
|
#define MUX_SEL_MIF6 0x0218
|
|
#define MUX_SEL_MIF7 0x021c
|
|
#define MUX_ENABLE_MIF0 0x0300
|
|
#define MUX_ENABLE_MIF1 0x0304
|
|
#define MUX_ENABLE_MIF2 0x0308
|
|
#define MUX_ENABLE_MIF3 0x030c
|
|
#define MUX_ENABLE_MIF4 0x0310
|
|
#define MUX_ENABLE_MIF5 0x0314
|
|
#define MUX_ENABLE_MIF6 0x0318
|
|
#define MUX_ENABLE_MIF7 0x031c
|
|
#define MUX_STAT_MIF0 0x0400
|
|
#define MUX_STAT_MIF1 0x0404
|
|
#define MUX_STAT_MIF2 0x0408
|
|
#define MUX_STAT_MIF3 0x040c
|
|
#define MUX_STAT_MIF4 0x0410
|
|
#define MUX_STAT_MIF5 0x0414
|
|
#define MUX_STAT_MIF6 0x0418
|
|
#define MUX_STAT_MIF7 0x041c
|
|
#define DIV_MIF1 0x0604
|
|
#define DIV_MIF2 0x0608
|
|
#define DIV_MIF3 0x060c
|
|
#define DIV_MIF4 0x0610
|
|
#define DIV_MIF5 0x0614
|
|
#define DIV_MIF_PLL_FREQ_DET 0x0618
|
|
#define DIV_STAT_MIF1 0x0704
|
|
#define DIV_STAT_MIF2 0x0708
|
|
#define DIV_STAT_MIF3 0x070c
|
|
#define DIV_STAT_MIF4 0x0710
|
|
#define DIV_STAT_MIF5 0x0714
|
|
#define DIV_STAT_MIF_PLL_FREQ_DET 0x0718
|
|
#define ENABLE_ACLK_MIF0 0x0800
|
|
#define ENABLE_ACLK_MIF1 0x0804
|
|
#define ENABLE_ACLK_MIF2 0x0808
|
|
#define ENABLE_ACLK_MIF3 0x080c
|
|
#define ENABLE_PCLK_MIF 0x0900
|
|
#define ENABLE_PCLK_MIF_SECURE_DREX0_TZ 0x0904
|
|
#define ENABLE_PCLK_MIF_SECURE_DREX1_TZ 0x0908
|
|
#define ENABLE_PCLK_MIF_SECURE_MONOTONIC_CNT 0x090c
|
|
#define ENABLE_PCLK_MIF_SECURE_RTC 0x0910
|
|
#define ENABLE_SCLK_MIF 0x0a00
|
|
#define ENABLE_IP_MIF0 0x0b00
|
|
#define ENABLE_IP_MIF1 0x0b04
|
|
#define ENABLE_IP_MIF2 0x0b08
|
|
#define ENABLE_IP_MIF3 0x0b0c
|
|
#define ENABLE_IP_MIF_SECURE_DREX0_TZ 0x0b10
|
|
#define ENABLE_IP_MIF_SECURE_DREX1_TZ 0x0b14
|
|
#define ENABLE_IP_MIF_SECURE_MONOTONIC_CNT 0x0b18
|
|
#define ENABLE_IP_MIF_SECURE_RTC 0x0b1c
|
|
#define CLKOUT_CMU_MIF 0x0c00
|
|
#define CLKOUT_CMU_MIF_DIV_STAT 0x0c04
|
|
#define DREX_FREQ_CTRL0 0x1000
|
|
#define DREX_FREQ_CTRL1 0x1004
|
|
#define PAUSE 0x1008
|
|
#define DDRPHY_LOCK_CTRL 0x100c
|
|
|
|
static const unsigned long mif_clk_regs[] __initconst = {
|
|
MEM0_PLL_LOCK,
|
|
MEM1_PLL_LOCK,
|
|
BUS_PLL_LOCK,
|
|
MFC_PLL_LOCK,
|
|
MEM0_PLL_CON0,
|
|
MEM0_PLL_CON1,
|
|
MEM0_PLL_FREQ_DET,
|
|
MEM1_PLL_CON0,
|
|
MEM1_PLL_CON1,
|
|
MEM1_PLL_FREQ_DET,
|
|
BUS_PLL_CON0,
|
|
BUS_PLL_CON1,
|
|
BUS_PLL_FREQ_DET,
|
|
MFC_PLL_CON0,
|
|
MFC_PLL_CON1,
|
|
MFC_PLL_FREQ_DET,
|
|
MUX_SEL_MIF0,
|
|
MUX_SEL_MIF1,
|
|
MUX_SEL_MIF2,
|
|
MUX_SEL_MIF3,
|
|
MUX_SEL_MIF4,
|
|
MUX_SEL_MIF5,
|
|
MUX_SEL_MIF6,
|
|
MUX_SEL_MIF7,
|
|
MUX_ENABLE_MIF0,
|
|
MUX_ENABLE_MIF1,
|
|
MUX_ENABLE_MIF2,
|
|
MUX_ENABLE_MIF3,
|
|
MUX_ENABLE_MIF4,
|
|
MUX_ENABLE_MIF5,
|
|
MUX_ENABLE_MIF6,
|
|
MUX_ENABLE_MIF7,
|
|
DIV_MIF1,
|
|
DIV_MIF2,
|
|
DIV_MIF3,
|
|
DIV_MIF4,
|
|
DIV_MIF5,
|
|
DIV_MIF_PLL_FREQ_DET,
|
|
ENABLE_ACLK_MIF0,
|
|
ENABLE_ACLK_MIF1,
|
|
ENABLE_ACLK_MIF2,
|
|
ENABLE_ACLK_MIF3,
|
|
ENABLE_PCLK_MIF,
|
|
ENABLE_PCLK_MIF_SECURE_DREX0_TZ,
|
|
ENABLE_PCLK_MIF_SECURE_DREX1_TZ,
|
|
ENABLE_PCLK_MIF_SECURE_MONOTONIC_CNT,
|
|
ENABLE_PCLK_MIF_SECURE_RTC,
|
|
ENABLE_SCLK_MIF,
|
|
ENABLE_IP_MIF0,
|
|
ENABLE_IP_MIF1,
|
|
ENABLE_IP_MIF2,
|
|
ENABLE_IP_MIF3,
|
|
ENABLE_IP_MIF_SECURE_DREX0_TZ,
|
|
ENABLE_IP_MIF_SECURE_DREX1_TZ,
|
|
ENABLE_IP_MIF_SECURE_MONOTONIC_CNT,
|
|
ENABLE_IP_MIF_SECURE_RTC,
|
|
CLKOUT_CMU_MIF,
|
|
CLKOUT_CMU_MIF_DIV_STAT,
|
|
DREX_FREQ_CTRL0,
|
|
DREX_FREQ_CTRL1,
|
|
PAUSE,
|
|
DDRPHY_LOCK_CTRL,
|
|
};
|
|
|
|
static const struct samsung_pll_clock mif_pll_clks[] __initconst = {
|
|
PLL(pll_35xx, CLK_FOUT_MEM0_PLL, "fout_mem0_pll", "oscclk",
|
|
MEM0_PLL_LOCK, MEM0_PLL_CON0, exynos5433_pll_rates),
|
|
PLL(pll_35xx, CLK_FOUT_MEM1_PLL, "fout_mem1_pll", "oscclk",
|
|
MEM1_PLL_LOCK, MEM1_PLL_CON0, exynos5433_pll_rates),
|
|
PLL(pll_35xx, CLK_FOUT_BUS_PLL, "fout_bus_pll", "oscclk",
|
|
BUS_PLL_LOCK, BUS_PLL_CON0, exynos5433_pll_rates),
|
|
PLL(pll_35xx, CLK_FOUT_MFC_PLL, "fout_mfc_pll", "oscclk",
|
|
MFC_PLL_LOCK, MFC_PLL_CON0, exynos5433_pll_rates),
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_mfc_pll_div2_p) = { "mout_mfc_pll", "dout_mfc_pll", };
|
|
PNAME(mout_bus_pll_div2_p) = { "mout_bus_pll", "dout_bus_pll", };
|
|
PNAME(mout_mem1_pll_div2_p) = { "mout_mem1_pll", "dout_mem1_pll", };
|
|
PNAME(mout_mem0_pll_div2_p) = { "mout_mem0_pll", "dout_mem0_pll", };
|
|
PNAME(mout_mfc_pll_p) = { "oscclk", "fout_mfc_pll", };
|
|
PNAME(mout_bus_pll_p) = { "oscclk", "fout_bus_pll", };
|
|
PNAME(mout_mem1_pll_p) = { "oscclk", "fout_mem1_pll", };
|
|
PNAME(mout_mem0_pll_p) = { "oscclk", "fout_mem0_pll", };
|
|
|
|
PNAME(mout_clk2x_phy_c_p) = { "mout_mem0_pll_div2", "mout_clkm_phy_b", };
|
|
PNAME(mout_clk2x_phy_b_p) = { "mout_bus_pll_div2", "mout_clkm_phy_a", };
|
|
PNAME(mout_clk2x_phy_a_p) = { "mout_bus_pll_div2", "mout_mfc_pll_div2", };
|
|
PNAME(mout_clkm_phy_b_p) = { "mout_mem1_pll_div2", "mout_clkm_phy_a", };
|
|
|
|
PNAME(mout_aclk_mifnm_200_p) = { "mout_mem0_pll_div2", "div_mif_pre", };
|
|
PNAME(mout_aclk_mifnm_400_p) = { "mout_mem1_pll_div2", "mout_bus_pll_div2",};
|
|
|
|
PNAME(mout_aclk_disp_333_b_p) = { "mout_aclk_disp_333_a",
|
|
"mout_bus_pll_div2", };
|
|
PNAME(mout_aclk_disp_333_a_p) = { "mout_mfc_pll_div2", "sclk_mphy_pll", };
|
|
|
|
PNAME(mout_sclk_decon_vclk_c_p) = { "mout_sclk_decon_vclk_b",
|
|
"sclk_mphy_pll", };
|
|
PNAME(mout_sclk_decon_vclk_b_p) = { "mout_sclk_decon_vclk_a",
|
|
"mout_mfc_pll_div2", };
|
|
PNAME(mout_sclk_decon_p) = { "oscclk", "mout_bus_pll_div2", };
|
|
PNAME(mout_sclk_decon_eclk_c_p) = { "mout_sclk_decon_eclk_b",
|
|
"sclk_mphy_pll", };
|
|
PNAME(mout_sclk_decon_eclk_b_p) = { "mout_sclk_decon_eclk_a",
|
|
"mout_mfc_pll_div2", };
|
|
|
|
PNAME(mout_sclk_decon_tv_eclk_c_p) = { "mout_sclk_decon_tv_eclk_b",
|
|
"sclk_mphy_pll", };
|
|
PNAME(mout_sclk_decon_tv_eclk_b_p) = { "mout_sclk_decon_tv_eclk_a",
|
|
"mout_mfc_pll_div2", };
|
|
PNAME(mout_sclk_dsd_c_p) = { "mout_sclk_dsd_b", "mout_bus_pll_div2", };
|
|
PNAME(mout_sclk_dsd_b_p) = { "mout_sclk_dsd_a", "sclk_mphy_pll", };
|
|
PNAME(mout_sclk_dsd_a_p) = { "oscclk", "mout_mfc_pll_div2", };
|
|
|
|
PNAME(mout_sclk_dsim0_c_p) = { "mout_sclk_dsim0_b", "sclk_mphy_pll", };
|
|
PNAME(mout_sclk_dsim0_b_p) = { "mout_sclk_dsim0_a", "mout_mfc_pll_div2" };
|
|
|
|
PNAME(mout_sclk_decon_tv_vclk_c_p) = { "mout_sclk_decon_tv_vclk_b",
|
|
"sclk_mphy_pll", };
|
|
PNAME(mout_sclk_decon_tv_vclk_b_p) = { "mout_sclk_decon_tv_vclk_a",
|
|
"mout_mfc_pll_div2", };
|
|
PNAME(mout_sclk_dsim1_c_p) = { "mout_sclk_dsim1_b", "sclk_mphy_pll", };
|
|
PNAME(mout_sclk_dsim1_b_p) = { "mout_sclk_dsim1_a", "mout_mfc_pll_div2",};
|
|
|
|
static const struct samsung_fixed_factor_clock mif_fixed_factor_clks[] __initconst = {
|
|
/* dout_{mfc|bus|mem1|mem0}_pll is half fixed rate from parent mux */
|
|
FFACTOR(CLK_DOUT_MFC_PLL, "dout_mfc_pll", "mout_mfc_pll", 1, 1, 0),
|
|
FFACTOR(CLK_DOUT_BUS_PLL, "dout_bus_pll", "mout_bus_pll", 1, 1, 0),
|
|
FFACTOR(CLK_DOUT_MEM1_PLL, "dout_mem1_pll", "mout_mem1_pll", 1, 1, 0),
|
|
FFACTOR(CLK_DOUT_MEM0_PLL, "dout_mem0_pll", "mout_mem0_pll", 1, 1, 0),
|
|
};
|
|
|
|
static const struct samsung_mux_clock mif_mux_clks[] __initconst = {
|
|
/* MUX_SEL_MIF0 */
|
|
MUX(CLK_MOUT_MFC_PLL_DIV2, "mout_mfc_pll_div2", mout_mfc_pll_div2_p,
|
|
MUX_SEL_MIF0, 28, 1),
|
|
MUX(CLK_MOUT_BUS_PLL_DIV2, "mout_bus_pll_div2", mout_bus_pll_div2_p,
|
|
MUX_SEL_MIF0, 24, 1),
|
|
MUX(CLK_MOUT_MEM1_PLL_DIV2, "mout_mem1_pll_div2", mout_mem1_pll_div2_p,
|
|
MUX_SEL_MIF0, 20, 1),
|
|
MUX(CLK_MOUT_MEM0_PLL_DIV2, "mout_mem0_pll_div2", mout_mem0_pll_div2_p,
|
|
MUX_SEL_MIF0, 16, 1),
|
|
MUX(CLK_MOUT_MFC_PLL, "mout_mfc_pll", mout_mfc_pll_p, MUX_SEL_MIF0,
|
|
12, 1),
|
|
MUX(CLK_MOUT_BUS_PLL, "mout_bus_pll", mout_bus_pll_p, MUX_SEL_MIF0,
|
|
8, 1),
|
|
MUX(CLK_MOUT_MEM1_PLL, "mout_mem1_pll", mout_mem1_pll_p, MUX_SEL_MIF0,
|
|
4, 1),
|
|
MUX(CLK_MOUT_MEM0_PLL, "mout_mem0_pll", mout_mem0_pll_p, MUX_SEL_MIF0,
|
|
0, 1),
|
|
|
|
/* MUX_SEL_MIF1 */
|
|
MUX(CLK_MOUT_CLK2X_PHY_C, "mout_clk2x_phy_c", mout_clk2x_phy_c_p,
|
|
MUX_SEL_MIF1, 24, 1),
|
|
MUX(CLK_MOUT_CLK2X_PHY_B, "mout_clk2x_phy_b", mout_clk2x_phy_b_p,
|
|
MUX_SEL_MIF1, 20, 1),
|
|
MUX(CLK_MOUT_CLK2X_PHY_A, "mout_clk2x_phy_a", mout_clk2x_phy_a_p,
|
|
MUX_SEL_MIF1, 16, 1),
|
|
MUX(CLK_MOUT_CLKM_PHY_C, "mout_clkm_phy_c", mout_clk2x_phy_c_p,
|
|
MUX_SEL_MIF1, 12, 1),
|
|
MUX(CLK_MOUT_CLKM_PHY_B, "mout_clkm_phy_b", mout_clkm_phy_b_p,
|
|
MUX_SEL_MIF1, 8, 1),
|
|
MUX(CLK_MOUT_CLKM_PHY_A, "mout_clkm_phy_a", mout_clk2x_phy_a_p,
|
|
MUX_SEL_MIF1, 4, 1),
|
|
|
|
/* MUX_SEL_MIF2 */
|
|
MUX(CLK_MOUT_ACLK_MIFNM_200, "mout_aclk_mifnm_200",
|
|
mout_aclk_mifnm_200_p, MUX_SEL_MIF2, 8, 1),
|
|
MUX(CLK_MOUT_ACLK_MIFNM_400, "mout_aclk_mifnm_400",
|
|
mout_aclk_mifnm_400_p, MUX_SEL_MIF2, 0, 1),
|
|
|
|
/* MUX_SEL_MIF3 */
|
|
MUX(CLK_MOUT_ACLK_DISP_333_B, "mout_aclk_disp_333_b",
|
|
mout_aclk_disp_333_b_p, MUX_SEL_MIF3, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_DISP_333_A, "mout_aclk_disp_333_a",
|
|
mout_aclk_disp_333_a_p, MUX_SEL_MIF3, 0, 1),
|
|
|
|
/* MUX_SEL_MIF4 */
|
|
MUX(CLK_MOUT_SCLK_DECON_VCLK_C, "mout_sclk_decon_vclk_c",
|
|
mout_sclk_decon_vclk_c_p, MUX_SEL_MIF4, 24, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_VCLK_B, "mout_sclk_decon_vclk_b",
|
|
mout_sclk_decon_vclk_b_p, MUX_SEL_MIF4, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_VCLK_A, "mout_sclk_decon_vclk_a",
|
|
mout_sclk_decon_p, MUX_SEL_MIF4, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_ECLK_C, "mout_sclk_decon_eclk_c",
|
|
mout_sclk_decon_eclk_c_p, MUX_SEL_MIF4, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_ECLK_B, "mout_sclk_decon_eclk_b",
|
|
mout_sclk_decon_eclk_b_p, MUX_SEL_MIF4, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_ECLK_A, "mout_sclk_decon_eclk_a",
|
|
mout_sclk_decon_p, MUX_SEL_MIF4, 0, 1),
|
|
|
|
/* MUX_SEL_MIF5 */
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_ECLK_C, "mout_sclk_decon_tv_eclk_c",
|
|
mout_sclk_decon_tv_eclk_c_p, MUX_SEL_MIF5, 24, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_ECLK_B, "mout_sclk_decon_tv_eclk_b",
|
|
mout_sclk_decon_tv_eclk_b_p, MUX_SEL_MIF5, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_ECLK_A, "mout_sclk_decon_tv_eclk_a",
|
|
mout_sclk_decon_p, MUX_SEL_MIF5, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_DSD_C, "mout_sclk_dsd_c", mout_sclk_dsd_c_p,
|
|
MUX_SEL_MIF5, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_DSD_B, "mout_sclk_dsd_b", mout_sclk_dsd_b_p,
|
|
MUX_SEL_MIF5, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_DSD_A, "mout_sclk_dsd_a", mout_sclk_dsd_a_p,
|
|
MUX_SEL_MIF5, 0, 1),
|
|
|
|
/* MUX_SEL_MIF6 */
|
|
MUX(CLK_MOUT_SCLK_DSIM0_C, "mout_sclk_dsim0_c", mout_sclk_dsim0_c_p,
|
|
MUX_SEL_MIF6, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_DSIM0_B, "mout_sclk_dsim0_b", mout_sclk_dsim0_b_p,
|
|
MUX_SEL_MIF6, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_DSIM0_A, "mout_sclk_dsim0_a", mout_sclk_decon_p,
|
|
MUX_SEL_MIF6, 0, 1),
|
|
|
|
/* MUX_SEL_MIF7 */
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_VCLK_C, "mout_sclk_decon_tv_vclk_c",
|
|
mout_sclk_decon_tv_vclk_c_p, MUX_SEL_MIF7, 24, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_VCLK_B, "mout_sclk_decon_tv_vclk_b",
|
|
mout_sclk_decon_tv_vclk_b_p, MUX_SEL_MIF7, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_VCLK_A, "mout_sclk_decon_tv_vclk_a",
|
|
mout_sclk_decon_p, MUX_SEL_MIF7, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_DSIM1_C, "mout_sclk_dsim1_c", mout_sclk_dsim1_c_p,
|
|
MUX_SEL_MIF7, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_DSIM1_B, "mout_sclk_dsim1_b", mout_sclk_dsim1_b_p,
|
|
MUX_SEL_MIF7, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_DSIM1_A, "mout_sclk_dsim1_a", mout_sclk_decon_p,
|
|
MUX_SEL_MIF7, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock mif_div_clks[] __initconst = {
|
|
/* DIV_MIF1 */
|
|
DIV(CLK_DIV_SCLK_HPM_MIF, "div_sclk_hpm_mif", "div_clk2x_phy",
|
|
DIV_MIF1, 16, 2),
|
|
DIV(CLK_DIV_ACLK_DREX1, "div_aclk_drex1", "div_clk2x_phy", DIV_MIF1,
|
|
12, 2),
|
|
DIV(CLK_DIV_ACLK_DREX0, "div_aclk_drex0", "div_clk2x_phy", DIV_MIF1,
|
|
8, 2),
|
|
DIV(CLK_DIV_CLK2XPHY, "div_clk2x_phy", "mout_clk2x_phy_c", DIV_MIF1,
|
|
4, 4),
|
|
|
|
/* DIV_MIF2 */
|
|
DIV(CLK_DIV_ACLK_MIF_266, "div_aclk_mif_266", "mout_bus_pll_div2",
|
|
DIV_MIF2, 20, 3),
|
|
DIV(CLK_DIV_ACLK_MIFND_133, "div_aclk_mifnd_133", "div_mif_pre",
|
|
DIV_MIF2, 16, 4),
|
|
DIV(CLK_DIV_ACLK_MIF_133, "div_aclk_mif_133", "div_mif_pre",
|
|
DIV_MIF2, 12, 4),
|
|
DIV(CLK_DIV_ACLK_MIFNM_200, "div_aclk_mifnm_200",
|
|
"mout_aclk_mifnm_200", DIV_MIF2, 8, 3),
|
|
DIV(CLK_DIV_ACLK_MIF_200, "div_aclk_mif_200", "div_aclk_mif_400",
|
|
DIV_MIF2, 4, 2),
|
|
DIV(CLK_DIV_ACLK_MIF_400, "div_aclk_mif_400", "mout_aclk_mifnm_400",
|
|
DIV_MIF2, 0, 3),
|
|
|
|
/* DIV_MIF3 */
|
|
DIV(CLK_DIV_ACLK_BUS2_400, "div_aclk_bus2_400", "div_mif_pre",
|
|
DIV_MIF3, 16, 4),
|
|
DIV(CLK_DIV_ACLK_DISP_333, "div_aclk_disp_333", "mout_aclk_disp_333_b",
|
|
DIV_MIF3, 4, 3),
|
|
DIV(CLK_DIV_ACLK_CPIF_200, "div_aclk_cpif_200", "mout_aclk_mifnm_200",
|
|
DIV_MIF3, 0, 3),
|
|
|
|
/* DIV_MIF4 */
|
|
DIV(CLK_DIV_SCLK_DSIM1, "div_sclk_dsim1", "mout_sclk_dsim1_c",
|
|
DIV_MIF4, 24, 4),
|
|
DIV(CLK_DIV_SCLK_DECON_TV_VCLK, "div_sclk_decon_tv_vclk",
|
|
"mout_sclk_decon_tv_vclk_c", DIV_MIF4, 20, 4),
|
|
DIV(CLK_DIV_SCLK_DSIM0, "div_sclk_dsim0", "mout_sclk_dsim0_c",
|
|
DIV_MIF4, 16, 4),
|
|
DIV(CLK_DIV_SCLK_DSD, "div_sclk_dsd", "mout_sclk_dsd_c",
|
|
DIV_MIF4, 12, 4),
|
|
DIV(CLK_DIV_SCLK_DECON_TV_ECLK, "div_sclk_decon_tv_eclk",
|
|
"mout_sclk_decon_tv_eclk_c", DIV_MIF4, 8, 4),
|
|
DIV(CLK_DIV_SCLK_DECON_VCLK, "div_sclk_decon_vclk",
|
|
"mout_sclk_decon_vclk_c", DIV_MIF4, 4, 4),
|
|
DIV(CLK_DIV_SCLK_DECON_ECLK, "div_sclk_decon_eclk",
|
|
"mout_sclk_decon_eclk_c", DIV_MIF4, 0, 4),
|
|
|
|
/* DIV_MIF5 */
|
|
DIV(CLK_DIV_MIF_PRE, "div_mif_pre", "mout_bus_pll_div2", DIV_MIF5,
|
|
0, 3),
|
|
};
|
|
|
|
static const struct samsung_gate_clock mif_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_MIF0 */
|
|
GATE(CLK_CLK2X_PHY1, "clk2k_phy1", "div_clk2x_phy", ENABLE_ACLK_MIF0,
|
|
19, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_CLK2X_PHY0, "clk2x_phy0", "div_clk2x_phy", ENABLE_ACLK_MIF0,
|
|
18, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_CLKM_PHY1, "clkm_phy1", "mout_clkm_phy_c", ENABLE_ACLK_MIF0,
|
|
17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_CLKM_PHY0, "clkm_phy0", "mout_clkm_phy_c", ENABLE_ACLK_MIF0,
|
|
16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_RCLK_DREX1, "rclk_drex1", "oscclk", ENABLE_ACLK_MIF0,
|
|
15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_RCLK_DREX0, "rclk_drex0", "oscclk", ENABLE_ACLK_MIF0,
|
|
14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX1_TZ, "aclk_drex1_tz", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF0, 13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX0_TZ, "aclk_drex0_tz", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF0, 12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX1_PEREV, "aclk_drex1_perev", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF0, 11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX0_PEREV, "aclk_drex0_perev", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF0, 10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX1_MEMIF, "aclk_drex1_memif", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF0, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX0_MEMIF, "aclk_drex0_memif", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF0, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX1_SCH, "aclk_drex1_sch", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF0, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX0_SCH, "aclk_drex0_sch", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF0, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX1_BUSIF, "aclk_drex1_busif", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF0, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX0_BUSIF, "aclk_drex0_busif", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF0, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX1_BUSIF_RD, "aclk_drex1_busif_rd", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF0, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX0_BUSIF_RD, "aclk_drex0_busif_rd", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF0, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX1, "aclk_drex1", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF0, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DREX0, "aclk_drex0", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF0, 1, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_ACLK_MIF1 */
|
|
GATE(CLK_ACLK_ASYNCAXIS_MIF_IMEM, "aclk_asyncaxis_mif_imem",
|
|
"div_aclk_mif_200", ENABLE_ACLK_MIF1, 28,
|
|
CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_NOC_P_CCI, "aclk_asyncaxis_noc_p_cci",
|
|
"div_aclk_mif_200", ENABLE_ACLK_MIF1,
|
|
27, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_NOC_P_CCI, "aclk_asyncaxim_noc_p_cci",
|
|
"div_aclk_mif_133", ENABLE_ACLK_MIF1,
|
|
26, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_CP1, "aclk_asyncaxis_cp1",
|
|
"div_aclk_mifnm_200", ENABLE_ACLK_MIF1,
|
|
25, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_CP1, "aclk_asyncaxim_cp1",
|
|
"div_aclk_drex1", ENABLE_ACLK_MIF1,
|
|
24, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_CP0, "aclk_asyncaxis_cp0",
|
|
"div_aclk_mifnm_200", ENABLE_ACLK_MIF1,
|
|
23, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_CP0, "aclk_asyncaxim_cp0",
|
|
"div_aclk_drex0", ENABLE_ACLK_MIF1,
|
|
22, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_DREX1_3, "aclk_asyncaxis_drex1_3",
|
|
"div_aclk_mif_133", ENABLE_ACLK_MIF1,
|
|
21, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_DREX1_3, "aclk_asyncaxim_drex1_3",
|
|
"div_aclk_drex1", ENABLE_ACLK_MIF1,
|
|
20, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_DREX1_1, "aclk_asyncaxis_drex1_1",
|
|
"div_aclk_mif_133", ENABLE_ACLK_MIF1,
|
|
19, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_DREX1_1, "aclk_asyncaxim_drex1_1",
|
|
"div_aclk_drex1", ENABLE_ACLK_MIF1,
|
|
18, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_DREX1_0, "aclk_asyncaxis_drex1_0",
|
|
"div_aclk_mif_133", ENABLE_ACLK_MIF1,
|
|
17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_DREX1_0, "aclk_asyncaxim_drex1_0",
|
|
"div_aclk_drex1", ENABLE_ACLK_MIF1,
|
|
16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_DREX0_3, "aclk_asyncaxis_drex0_3",
|
|
"div_aclk_mif_133", ENABLE_ACLK_MIF1,
|
|
15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_DREX0_3, "aclk_asyncaxim_drex0_3",
|
|
"div_aclk_drex0", ENABLE_ACLK_MIF1,
|
|
14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_DREX0_1, "aclk_asyncaxis_drex0_1",
|
|
"div_aclk_mif_133", ENABLE_ACLK_MIF1,
|
|
13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_DREX0_1, "aclk_asyncaxim_drex0_1",
|
|
"div_aclk_drex0", ENABLE_ACLK_MIF1,
|
|
12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_DREX0_0, "aclk_asyncaxis_drex0_0",
|
|
"div_aclk_mif_133", ENABLE_ACLK_MIF1,
|
|
11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_DREX0_0, "aclk_asyncaxim_drex0_0",
|
|
"div_aclk_drex0", ENABLE_ACLK_MIF1,
|
|
10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_MIF2P, "aclk_ahb2apb_mif2p", "div_aclk_mif_133",
|
|
ENABLE_ACLK_MIF1, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_MIF1P, "aclk_ahb2apb_mif1p", "div_aclk_mif_133",
|
|
ENABLE_ACLK_MIF1, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_MIF0P, "aclk_ahb2apb_mif0p", "div_aclk_mif_133",
|
|
ENABLE_ACLK_MIF1, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_IXIU_CCI, "aclk_ixiu_cci", "div_aclk_mif_400",
|
|
ENABLE_ACLK_MIF1, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_MIFSFRX, "aclk_xiu_mifsfrx", "div_aclk_mif_200",
|
|
ENABLE_ACLK_MIF1, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MIFNP_133, "aclk_mifnp_133", "div_aclk_mif_133",
|
|
ENABLE_ACLK_MIF1, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MIFNM_200, "aclk_mifnm_200", "div_aclk_mifnm_200",
|
|
ENABLE_ACLK_MIF1, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MIFND_133, "aclk_mifnd_133", "div_aclk_mifnd_133",
|
|
ENABLE_ACLK_MIF1, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MIFND_400, "aclk_mifnd_400", "div_aclk_mif_400",
|
|
ENABLE_ACLK_MIF1, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_CCI, "aclk_cci", "div_aclk_mif_400", ENABLE_ACLK_MIF1,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_ACLK_MIF2 */
|
|
GATE(CLK_ACLK_MIFND_266, "aclk_mifnd_266", "div_aclk_mif_266",
|
|
ENABLE_ACLK_MIF2, 20, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PPMU_DREX1S3, "aclk_ppmu_drex1s3", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF2, 17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PPMU_DREX1S1, "aclk_ppmu_drex1s1", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF2, 16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PPMU_DREX1S0, "aclk_ppmu_drex1s0", "div_aclk_drex1",
|
|
ENABLE_ACLK_MIF2, 15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PPMU_DREX0S3, "aclk_ppmu_drex0s3", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF2, 14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PPMU_DREX0S1, "aclk_ppmu_drex0s1", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF2, 13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PPMU_DREX0S0, "aclk_ppmu_drex0s0", "div_aclk_drex0",
|
|
ENABLE_ACLK_MIF2, 12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIDS_CCI_MIFSFRX, "aclk_axids_cci_mifsfrx",
|
|
"div_aclk_mif_200", ENABLE_ACLK_MIF2, 7,
|
|
CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXISYNCDNS_CCI, "aclk_axisyncdns_cci",
|
|
"div_aclk_mif_400", ENABLE_ACLK_MIF2,
|
|
5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXISYNCDN_CCI, "aclk_axisyncdn_cci", "div_aclk_mif_400",
|
|
ENABLE_ACLK_MIF2, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXISYNCDN_NOC_D, "aclk_axisyncdn_noc_d",
|
|
"div_aclk_mif_200", ENABLE_ACLK_MIF2,
|
|
3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBS_MIF_CSSYS, "aclk_asyncapbs_mif_cssys",
|
|
"div_aclk_mifnd_133", ENABLE_ACLK_MIF2, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_MIF3 */
|
|
GATE(CLK_ACLK_BUS2_400, "aclk_bus2_400", "div_aclk_bus2_400",
|
|
ENABLE_ACLK_MIF3, 4,
|
|
CLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_ACLK_DISP_333, "aclk_disp_333", "div_aclk_disp_333",
|
|
ENABLE_ACLK_MIF3, 1,
|
|
CLK_IS_CRITICAL | CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_ACLK_CPIF_200, "aclk_cpif_200", "div_aclk_cpif_200",
|
|
ENABLE_ACLK_MIF3, 0,
|
|
CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* ENABLE_PCLK_MIF */
|
|
GATE(CLK_PCLK_PPMU_DREX1S3, "pclk_ppmu_drex1s3", "div_aclk_drex1",
|
|
ENABLE_PCLK_MIF, 29, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PPMU_DREX1S1, "pclk_ppmu_drex1s1", "div_aclk_drex1",
|
|
ENABLE_PCLK_MIF, 28, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PPMU_DREX1S0, "pclk_ppmu_drex1s0", "div_aclk_drex1",
|
|
ENABLE_PCLK_MIF, 27, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PPMU_DREX0S3, "pclk_ppmu_drex0s3", "div_aclk_drex0",
|
|
ENABLE_PCLK_MIF, 26, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PPMU_DREX0S1, "pclk_ppmu_drex0s1", "div_aclk_drex0",
|
|
ENABLE_PCLK_MIF, 25, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PPMU_DREX0S0, "pclk_ppmu_drex0s0", "div_aclk_drex0",
|
|
ENABLE_PCLK_MIF, 24, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_NOC_P_CCI, "pclk_asyncaxi_noc_p_cci",
|
|
"div_aclk_mif_133", ENABLE_PCLK_MIF, 21,
|
|
CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_CP1, "pclk_asyncaxi_cp1", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 19, 0, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_CP0, "pclk_asyncaxi_cp0", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 18, 0, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_DREX1_3, "pclk_asyncaxi_drex1_3",
|
|
"div_aclk_mif_133", ENABLE_PCLK_MIF, 17, 0, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_DREX1_1, "pclk_asyncaxi_drex1_1",
|
|
"div_aclk_mif_133", ENABLE_PCLK_MIF, 16, 0, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_DREX1_0, "pclk_asyncaxi_drex1_0",
|
|
"div_aclk_mif_133", ENABLE_PCLK_MIF, 15, 0, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_DREX0_3, "pclk_asyncaxi_drex0_3",
|
|
"div_aclk_mif_133", ENABLE_PCLK_MIF, 14, 0, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_DREX0_1, "pclk_asyncaxi_drex0_1",
|
|
"div_aclk_mif_133", ENABLE_PCLK_MIF, 13, 0, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_DREX0_0, "pclk_asyncaxi_drex0_0",
|
|
"div_aclk_mif_133", ENABLE_PCLK_MIF, 12, 0, 0),
|
|
GATE(CLK_PCLK_MIFSRVND_133, "pclk_mifsrvnd_133", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 11, 0, 0),
|
|
GATE(CLK_PCLK_PMU_MIF, "pclk_pmu_mif", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_MIF, "pclk_sysreg_mif", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_GPIO_ALIVE, "pclk_gpio_alive", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ABB, "pclk_abb", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 7, 0, 0),
|
|
GATE(CLK_PCLK_PMU_APBIF, "pclk_pmu_apbif", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_DDR_PHY1, "pclk_ddr_phy1", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 5, 0, 0),
|
|
GATE(CLK_PCLK_DREX1, "pclk_drex1", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_DDR_PHY0, "pclk_ddr_phy0", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 2, 0, 0),
|
|
GATE(CLK_PCLK_DREX0, "pclk_drex0", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_MIF_SECURE_DREX0_TZ */
|
|
GATE(CLK_PCLK_DREX0_TZ, "pclk_drex0_tz", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF_SECURE_DREX0_TZ, 0,
|
|
CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_MIF_SECURE_DREX1_TZ */
|
|
GATE(CLK_PCLK_DREX1_TZ, "pclk_drex1_tz", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF_SECURE_DREX1_TZ, 0,
|
|
CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_MIF_SECURE_MONOTONIC_CNT */
|
|
GATE(CLK_PCLK_MONOTONIC_CNT, "pclk_monotonic_cnt", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF_SECURE_MONOTONIC_CNT, 0, 0, 0),
|
|
|
|
/* ENABLE_PCLK_MIF_SECURE_RTC */
|
|
GATE(CLK_PCLK_RTC, "pclk_rtc", "div_aclk_mif_133",
|
|
ENABLE_PCLK_MIF_SECURE_RTC, 0, 0, 0),
|
|
|
|
/* ENABLE_SCLK_MIF */
|
|
GATE(CLK_SCLK_DSIM1_DISP, "sclk_dsim1_disp", "div_sclk_dsim1",
|
|
ENABLE_SCLK_MIF, 15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_DECON_TV_VCLK_DISP, "sclk_decon_tv_vclk_disp",
|
|
"div_sclk_decon_tv_vclk", ENABLE_SCLK_MIF,
|
|
14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_DSIM0_DISP, "sclk_dsim0_disp", "div_sclk_dsim0",
|
|
ENABLE_SCLK_MIF, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_DSD_DISP, "sclk_dsd_disp", "div_sclk_dsd",
|
|
ENABLE_SCLK_MIF, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_DECON_TV_ECLK_DISP, "sclk_decon_tv_eclk_disp",
|
|
"div_sclk_decon_tv_eclk", ENABLE_SCLK_MIF,
|
|
7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_DECON_VCLK_DISP, "sclk_decon_vclk_disp",
|
|
"div_sclk_decon_vclk", ENABLE_SCLK_MIF,
|
|
6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_DECON_ECLK_DISP, "sclk_decon_eclk_disp",
|
|
"div_sclk_decon_eclk", ENABLE_SCLK_MIF,
|
|
5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_HPM_MIF, "sclk_hpm_mif", "div_sclk_hpm_mif",
|
|
ENABLE_SCLK_MIF, 4,
|
|
CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_MFC_PLL, "sclk_mfc_pll", "mout_mfc_pll_div2",
|
|
ENABLE_SCLK_MIF, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_BUS_PLL, "sclk_bus_pll", "mout_bus_pll_div2",
|
|
ENABLE_SCLK_MIF, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_BUS_PLL_APOLLO, "sclk_bus_pll_apollo", "sclk_bus_pll",
|
|
ENABLE_SCLK_MIF, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_BUS_PLL_ATLAS, "sclk_bus_pll_atlas", "sclk_bus_pll",
|
|
ENABLE_SCLK_MIF, 0, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info mif_cmu_info __initconst = {
|
|
.pll_clks = mif_pll_clks,
|
|
.nr_pll_clks = ARRAY_SIZE(mif_pll_clks),
|
|
.mux_clks = mif_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(mif_mux_clks),
|
|
.div_clks = mif_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(mif_div_clks),
|
|
.gate_clks = mif_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(mif_gate_clks),
|
|
.fixed_factor_clks = mif_fixed_factor_clks,
|
|
.nr_fixed_factor_clks = ARRAY_SIZE(mif_fixed_factor_clks),
|
|
.nr_clk_ids = MIF_NR_CLK,
|
|
.clk_regs = mif_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(mif_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_mif_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &mif_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_mif, "samsung,exynos5433-cmu-mif",
|
|
exynos5433_cmu_mif_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_PERIC
|
|
*/
|
|
#define DIV_PERIC 0x0600
|
|
#define DIV_STAT_PERIC 0x0700
|
|
#define ENABLE_ACLK_PERIC 0x0800
|
|
#define ENABLE_PCLK_PERIC0 0x0900
|
|
#define ENABLE_PCLK_PERIC1 0x0904
|
|
#define ENABLE_SCLK_PERIC 0x0A00
|
|
#define ENABLE_IP_PERIC0 0x0B00
|
|
#define ENABLE_IP_PERIC1 0x0B04
|
|
#define ENABLE_IP_PERIC2 0x0B08
|
|
|
|
static const unsigned long peric_clk_regs[] __initconst = {
|
|
DIV_PERIC,
|
|
ENABLE_ACLK_PERIC,
|
|
ENABLE_PCLK_PERIC0,
|
|
ENABLE_PCLK_PERIC1,
|
|
ENABLE_SCLK_PERIC,
|
|
ENABLE_IP_PERIC0,
|
|
ENABLE_IP_PERIC1,
|
|
ENABLE_IP_PERIC2,
|
|
};
|
|
|
|
static const struct samsung_div_clock peric_div_clks[] __initconst = {
|
|
/* DIV_PERIC */
|
|
DIV(CLK_DIV_SCLK_SCI, "div_sclk_sci", "oscclk", DIV_PERIC, 4, 4),
|
|
DIV(CLK_DIV_SCLK_SC_IN, "div_sclk_sc_in", "oscclk", DIV_PERIC, 0, 4),
|
|
};
|
|
|
|
static const struct samsung_gate_clock peric_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_PERIC */
|
|
GATE(CLK_ACLK_AHB2APB_PERIC2P, "aclk_ahb2apb_peric2p", "aclk_peric_66",
|
|
ENABLE_ACLK_PERIC, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_PERIC1P, "aclk_ahb2apb_peric1p", "aclk_peric_66",
|
|
ENABLE_ACLK_PERIC, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_PERIC0P, "aclk_ahb2apb_peric0p", "aclk_peric_66",
|
|
ENABLE_ACLK_PERIC, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PERICNP_66, "aclk_pericnp_66", "aclk_peric_66",
|
|
ENABLE_ACLK_PERIC, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_PERIC0 */
|
|
GATE(CLK_PCLK_SCI, "pclk_sci", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
31, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_GPIO_FINGER, "pclk_gpio_finger", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 30, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_GPIO_ESE, "pclk_gpio_ese", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 29, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PWM, "pclk_pwm", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
28, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_SPDIF, "pclk_spdif", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
26, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_PCM1, "pclk_pcm1", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
25, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_I2S1, "pclk_i2s", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
24, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_SPI2, "pclk_spi2", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
23, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_SPI1, "pclk_spi1", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
22, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_SPI0, "pclk_spi0", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
21, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_ADCIF, "pclk_adcif", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
20, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_GPIO_TOUCH, "pclk_gpio_touch", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 19, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_GPIO_NFC, "pclk_gpio_nfc", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 18, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_GPIO_PERIC, "pclk_gpio_peric", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PMU_PERIC, "pclk_pmu_peric", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 16, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_SYSREG_PERIC, "pclk_sysreg_peric", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 15,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_UART2, "pclk_uart2", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
14, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_UART1, "pclk_uart1", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
13, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_UART0, "pclk_uart0", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
12, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C3, "pclk_hsi2c3", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 11, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C2, "pclk_hsi2c2", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 10, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C1, "pclk_hsi2c1", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 9, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C0, "pclk_hsi2c0", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC0, 8, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_I2C7, "pclk_i2c7", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
7, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_I2C6, "pclk_i2c6", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
6, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_I2C5, "pclk_i2c5", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
5, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_I2C4, "pclk_i2c4", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
4, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_I2C3, "pclk_i2c3", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
3, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_I2C2, "pclk_i2c2", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
2, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_I2C1, "pclk_i2c1", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
1, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_I2C0, "pclk_i2c0", "aclk_peric_66", ENABLE_PCLK_PERIC0,
|
|
0, CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* ENABLE_PCLK_PERIC1 */
|
|
GATE(CLK_PCLK_SPI4, "pclk_spi4", "aclk_peric_66", ENABLE_PCLK_PERIC1,
|
|
9, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_SPI3, "pclk_spi3", "aclk_peric_66", ENABLE_PCLK_PERIC1,
|
|
8, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C11, "pclk_hsi2c11", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC1, 7, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C10, "pclk_hsi2c10", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC1, 6, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C9, "pclk_hsi2c9", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC1, 5, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C8, "pclk_hsi2c8", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC1, 4, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C7, "pclk_hsi2c7", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC1, 3, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C6, "pclk_hsi2c6", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC1, 2, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C5, "pclk_hsi2c5", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC1, 1, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_PCLK_HSI2C4, "pclk_hsi2c4", "aclk_peric_66",
|
|
ENABLE_PCLK_PERIC1, 0, CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* ENABLE_SCLK_PERIC */
|
|
GATE(CLK_SCLK_IOCLK_SPI4, "sclk_ioclk_spi4", "ioclk_spi4_clk_in",
|
|
ENABLE_SCLK_PERIC, 21, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_IOCLK_SPI3, "sclk_ioclk_spi3", "ioclk_spi3_clk_in",
|
|
ENABLE_SCLK_PERIC, 20, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPI4, "sclk_spi4", "sclk_spi4_peric", ENABLE_SCLK_PERIC,
|
|
19, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPI3, "sclk_spi3", "sclk_spi3_peric", ENABLE_SCLK_PERIC,
|
|
18, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SCI, "sclk_sci", "div_sclk_sci", ENABLE_SCLK_PERIC,
|
|
17, 0, 0),
|
|
GATE(CLK_SCLK_SC_IN, "sclk_sc_in", "div_sclk_sc_in", ENABLE_SCLK_PERIC,
|
|
16, 0, 0),
|
|
GATE(CLK_SCLK_PWM, "sclk_pwm", "oscclk", ENABLE_SCLK_PERIC, 15, 0, 0),
|
|
GATE(CLK_SCLK_IOCLK_SPI2, "sclk_ioclk_spi2", "ioclk_spi2_clk_in",
|
|
ENABLE_SCLK_PERIC, 13, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_IOCLK_SPI1, "sclk_ioclk_spi1", "ioclk_spi1_clk_in",
|
|
ENABLE_SCLK_PERIC, 12, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_IOCLK_SPI0, "sclk_ioclk_spi0", "ioclk_spi0_clk_in",
|
|
ENABLE_SCLK_PERIC, 11, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_IOCLK_I2S1_BCLK, "sclk_ioclk_i2s1_bclk",
|
|
"ioclk_i2s1_bclk_in", ENABLE_SCLK_PERIC, 10,
|
|
CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPDIF, "sclk_spdif", "sclk_spdif_peric",
|
|
ENABLE_SCLK_PERIC, 8, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_PCM1, "sclk_pcm1", "sclk_pcm1_peric",
|
|
ENABLE_SCLK_PERIC, 7, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_I2S1, "sclk_i2s1", "sclk_i2s1_peric",
|
|
ENABLE_SCLK_PERIC, 6, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPI2, "sclk_spi2", "sclk_spi2_peric", ENABLE_SCLK_PERIC,
|
|
5, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPI1, "sclk_spi1", "sclk_spi1_peric", ENABLE_SCLK_PERIC,
|
|
4, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_SPI0, "sclk_spi0", "sclk_spi0_peric", ENABLE_SCLK_PERIC,
|
|
3, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_UART2, "sclk_uart2", "sclk_uart2_peric",
|
|
ENABLE_SCLK_PERIC, 2,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_UART1, "sclk_uart1", "sclk_uart1_peric",
|
|
ENABLE_SCLK_PERIC, 1,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_UART0, "sclk_uart0", "sclk_uart0_peric",
|
|
ENABLE_SCLK_PERIC, 0,
|
|
CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info peric_cmu_info __initconst = {
|
|
.div_clks = peric_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(peric_div_clks),
|
|
.gate_clks = peric_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(peric_gate_clks),
|
|
.nr_clk_ids = PERIC_NR_CLK,
|
|
.clk_regs = peric_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(peric_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_peric_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &peric_cmu_info);
|
|
}
|
|
|
|
CLK_OF_DECLARE(exynos5433_cmu_peric, "samsung,exynos5433-cmu-peric",
|
|
exynos5433_cmu_peric_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_PERIS
|
|
*/
|
|
#define ENABLE_ACLK_PERIS 0x0800
|
|
#define ENABLE_PCLK_PERIS 0x0900
|
|
#define ENABLE_PCLK_PERIS_SECURE_TZPC 0x0904
|
|
#define ENABLE_PCLK_PERIS_SECURE_SECKEY_APBIF 0x0908
|
|
#define ENABLE_PCLK_PERIS_SECURE_CHIPID_APBIF 0x090c
|
|
#define ENABLE_PCLK_PERIS_SECURE_TOPRTC 0x0910
|
|
#define ENABLE_PCLK_PERIS_SECURE_CUSTOM_EFUSE_APBIF 0x0914
|
|
#define ENABLE_PCLK_PERIS_SECURE_ANTIRBK_CNT_APBIF 0x0918
|
|
#define ENABLE_PCLK_PERIS_SECURE_OTP_CON_APBIF 0x091c
|
|
#define ENABLE_SCLK_PERIS 0x0a00
|
|
#define ENABLE_SCLK_PERIS_SECURE_SECKEY 0x0a04
|
|
#define ENABLE_SCLK_PERIS_SECURE_CHIPID 0x0a08
|
|
#define ENABLE_SCLK_PERIS_SECURE_TOPRTC 0x0a0c
|
|
#define ENABLE_SCLK_PERIS_SECURE_CUSTOM_EFUSE 0x0a10
|
|
#define ENABLE_SCLK_PERIS_SECURE_ANTIRBK_CNT 0x0a14
|
|
#define ENABLE_SCLK_PERIS_SECURE_OTP_CON 0x0a18
|
|
#define ENABLE_IP_PERIS0 0x0b00
|
|
#define ENABLE_IP_PERIS1 0x0b04
|
|
#define ENABLE_IP_PERIS_SECURE_TZPC 0x0b08
|
|
#define ENABLE_IP_PERIS_SECURE_SECKEY 0x0b0c
|
|
#define ENABLE_IP_PERIS_SECURE_CHIPID 0x0b10
|
|
#define ENABLE_IP_PERIS_SECURE_TOPRTC 0x0b14
|
|
#define ENABLE_IP_PERIS_SECURE_CUSTOM_EFUSE 0x0b18
|
|
#define ENABLE_IP_PERIS_SECURE_ANTIBRK_CNT 0x0b1c
|
|
#define ENABLE_IP_PERIS_SECURE_OTP_CON 0x0b20
|
|
|
|
static const unsigned long peris_clk_regs[] __initconst = {
|
|
ENABLE_ACLK_PERIS,
|
|
ENABLE_PCLK_PERIS,
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC,
|
|
ENABLE_PCLK_PERIS_SECURE_SECKEY_APBIF,
|
|
ENABLE_PCLK_PERIS_SECURE_CHIPID_APBIF,
|
|
ENABLE_PCLK_PERIS_SECURE_TOPRTC,
|
|
ENABLE_PCLK_PERIS_SECURE_CUSTOM_EFUSE_APBIF,
|
|
ENABLE_PCLK_PERIS_SECURE_ANTIRBK_CNT_APBIF,
|
|
ENABLE_PCLK_PERIS_SECURE_OTP_CON_APBIF,
|
|
ENABLE_SCLK_PERIS,
|
|
ENABLE_SCLK_PERIS_SECURE_SECKEY,
|
|
ENABLE_SCLK_PERIS_SECURE_CHIPID,
|
|
ENABLE_SCLK_PERIS_SECURE_TOPRTC,
|
|
ENABLE_SCLK_PERIS_SECURE_CUSTOM_EFUSE,
|
|
ENABLE_SCLK_PERIS_SECURE_ANTIRBK_CNT,
|
|
ENABLE_SCLK_PERIS_SECURE_OTP_CON,
|
|
ENABLE_IP_PERIS0,
|
|
ENABLE_IP_PERIS1,
|
|
ENABLE_IP_PERIS_SECURE_TZPC,
|
|
ENABLE_IP_PERIS_SECURE_SECKEY,
|
|
ENABLE_IP_PERIS_SECURE_CHIPID,
|
|
ENABLE_IP_PERIS_SECURE_TOPRTC,
|
|
ENABLE_IP_PERIS_SECURE_CUSTOM_EFUSE,
|
|
ENABLE_IP_PERIS_SECURE_ANTIBRK_CNT,
|
|
ENABLE_IP_PERIS_SECURE_OTP_CON,
|
|
};
|
|
|
|
static const struct samsung_gate_clock peris_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_PERIS */
|
|
GATE(CLK_ACLK_AHB2APB_PERIS1P, "aclk_ahb2apb_peris1p", "aclk_peris_66",
|
|
ENABLE_ACLK_PERIS, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_PERIS0P, "aclk_ahb2apb_peris0p", "aclk_peris_66",
|
|
ENABLE_ACLK_PERIS, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PERISNP_66, "aclk_perisnp_66", "aclk_peris_66",
|
|
ENABLE_ACLK_PERIS, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_PERIS */
|
|
GATE(CLK_PCLK_HPM_APBIF, "pclk_hpm_apbif", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 30, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TMU1_APBIF, "pclk_tmu1_apbif", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 24, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TMU0_APBIF, "pclk_tmu0_apbif", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 23, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PMU_PERIS, "pclk_pmu_peris", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 22, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_PERIS, "pclk_sysreg_peris", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 21, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_CMU_TOP_APBIF, "pclk_cmu_top_apbif", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 20, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_WDT_APOLLO, "pclk_wdt_apollo", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_WDT_ATLAS, "pclk_wdt_atlas", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_MCT, "pclk_mct", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_HDMI_CEC, "pclk_hdmi_cec", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS, 14, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_PERIS_SECURE_TZPC */
|
|
GATE(CLK_PCLK_TZPC12, "pclk_tzpc12", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC11, "pclk_tzpc11", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC10, "pclk_tzpc10", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC9, "pclk_tzpc9", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC8, "pclk_tzpc8", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC7, "pclk_tzpc7", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC6, "pclk_tzpc6", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC5, "pclk_tzpc5", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC4, "pclk_tzpc4", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC3, "pclk_tzpc3", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC2, "pclk_tzpc2", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC1, "pclk_tzpc1", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_TZPC0, "pclk_tzpc0", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TZPC, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_PERIS_SECURE_SECKEY_APBIF */
|
|
GATE(CLK_PCLK_SECKEY_APBIF, "pclk_seckey_apbif", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_SECKEY_APBIF, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_PERIS_SECURE_CHIPID_APBIF */
|
|
GATE(CLK_PCLK_CHIPID_APBIF, "pclk_chipid_apbif", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_CHIPID_APBIF, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_PERIS_SECURE_TOPRTC */
|
|
GATE(CLK_PCLK_TOPRTC, "pclk_toprtc", "aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_TOPRTC, 0, 0, 0),
|
|
|
|
/* ENABLE_PCLK_PERIS_SECURE_CUSTOM_EFUSE_APBIF */
|
|
GATE(CLK_PCLK_CUSTOM_EFUSE_APBIF, "pclk_custom_efuse_apbif",
|
|
"aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_CUSTOM_EFUSE_APBIF, 0, 0, 0),
|
|
|
|
/* ENABLE_PCLK_PERIS_SECURE_ANTIRBK_CNT_APBIF */
|
|
GATE(CLK_PCLK_ANTIRBK_CNT_APBIF, "pclk_antirbk_cnt_apbif",
|
|
"aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_ANTIRBK_CNT_APBIF, 0, 0, 0),
|
|
|
|
/* ENABLE_PCLK_PERIS_SECURE_OTP_CON_APBIF */
|
|
GATE(CLK_PCLK_OTP_CON_APBIF, "pclk_otp_con_apbif",
|
|
"aclk_peris_66",
|
|
ENABLE_PCLK_PERIS_SECURE_OTP_CON_APBIF, 0, 0, 0),
|
|
|
|
/* ENABLE_SCLK_PERIS */
|
|
GATE(CLK_SCLK_ASV_TB, "sclk_asv_tb", "oscclk_efuse_common",
|
|
ENABLE_SCLK_PERIS, 10, 0, 0),
|
|
GATE(CLK_SCLK_TMU1, "sclk_tmu1", "oscclk_efuse_common",
|
|
ENABLE_SCLK_PERIS, 4, 0, 0),
|
|
GATE(CLK_SCLK_TMU0, "sclk_tmu0", "oscclk_efuse_common",
|
|
ENABLE_SCLK_PERIS, 3, 0, 0),
|
|
|
|
/* ENABLE_SCLK_PERIS_SECURE_SECKEY */
|
|
GATE(CLK_SCLK_SECKEY, "sclk_seckey", "oscclk_efuse_common",
|
|
ENABLE_SCLK_PERIS_SECURE_SECKEY, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_PERIS_SECURE_CHIPID */
|
|
GATE(CLK_SCLK_CHIPID, "sclk_chipid", "oscclk_efuse_common",
|
|
ENABLE_SCLK_PERIS_SECURE_CHIPID, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_PERIS_SECURE_TOPRTC */
|
|
GATE(CLK_SCLK_TOPRTC, "sclk_toprtc", "oscclk_efuse_common",
|
|
ENABLE_SCLK_PERIS_SECURE_TOPRTC, 0, 0, 0),
|
|
|
|
/* ENABLE_SCLK_PERIS_SECURE_CUSTOM_EFUSE */
|
|
GATE(CLK_SCLK_CUSTOM_EFUSE, "sclk_custom_efuse", "oscclk_efuse_common",
|
|
ENABLE_SCLK_PERIS_SECURE_CUSTOM_EFUSE, 0, 0, 0),
|
|
|
|
/* ENABLE_SCLK_PERIS_SECURE_ANTIRBK_CNT */
|
|
GATE(CLK_SCLK_ANTIRBK_CNT, "sclk_antirbk_cnt", "oscclk_efuse_common",
|
|
ENABLE_SCLK_PERIS_SECURE_ANTIRBK_CNT, 0, 0, 0),
|
|
|
|
/* ENABLE_SCLK_PERIS_SECURE_OTP_CON */
|
|
GATE(CLK_SCLK_OTP_CON, "sclk_otp_con", "oscclk_efuse_common",
|
|
ENABLE_SCLK_PERIS_SECURE_OTP_CON, 0, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info peris_cmu_info __initconst = {
|
|
.gate_clks = peris_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(peris_gate_clks),
|
|
.nr_clk_ids = PERIS_NR_CLK,
|
|
.clk_regs = peris_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(peris_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_peris_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &peris_cmu_info);
|
|
}
|
|
|
|
CLK_OF_DECLARE(exynos5433_cmu_peris, "samsung,exynos5433-cmu-peris",
|
|
exynos5433_cmu_peris_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_FSYS
|
|
*/
|
|
#define MUX_SEL_FSYS0 0x0200
|
|
#define MUX_SEL_FSYS1 0x0204
|
|
#define MUX_SEL_FSYS2 0x0208
|
|
#define MUX_SEL_FSYS3 0x020c
|
|
#define MUX_SEL_FSYS4 0x0210
|
|
#define MUX_ENABLE_FSYS0 0x0300
|
|
#define MUX_ENABLE_FSYS1 0x0304
|
|
#define MUX_ENABLE_FSYS2 0x0308
|
|
#define MUX_ENABLE_FSYS3 0x030c
|
|
#define MUX_ENABLE_FSYS4 0x0310
|
|
#define MUX_STAT_FSYS0 0x0400
|
|
#define MUX_STAT_FSYS1 0x0404
|
|
#define MUX_STAT_FSYS2 0x0408
|
|
#define MUX_STAT_FSYS3 0x040c
|
|
#define MUX_STAT_FSYS4 0x0410
|
|
#define MUX_IGNORE_FSYS2 0x0508
|
|
#define MUX_IGNORE_FSYS3 0x050c
|
|
#define ENABLE_ACLK_FSYS0 0x0800
|
|
#define ENABLE_ACLK_FSYS1 0x0804
|
|
#define ENABLE_PCLK_FSYS 0x0900
|
|
#define ENABLE_SCLK_FSYS 0x0a00
|
|
#define ENABLE_IP_FSYS0 0x0b00
|
|
#define ENABLE_IP_FSYS1 0x0b04
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_sclk_ufs_mphy_user_p) = { "oscclk", "sclk_ufs_mphy", };
|
|
PNAME(mout_aclk_fsys_200_user_p) = { "oscclk", "aclk_fsys_200", };
|
|
PNAME(mout_sclk_pcie_100_user_p) = { "oscclk", "sclk_pcie_100_fsys",};
|
|
PNAME(mout_sclk_ufsunipro_user_p) = { "oscclk", "sclk_ufsunipro_fsys",};
|
|
PNAME(mout_sclk_mmc2_user_p) = { "oscclk", "sclk_mmc2_fsys", };
|
|
PNAME(mout_sclk_mmc1_user_p) = { "oscclk", "sclk_mmc1_fsys", };
|
|
PNAME(mout_sclk_mmc0_user_p) = { "oscclk", "sclk_mmc0_fsys", };
|
|
PNAME(mout_sclk_usbhost30_user_p) = { "oscclk", "sclk_usbhost30_fsys",};
|
|
PNAME(mout_sclk_usbdrd30_user_p) = { "oscclk", "sclk_usbdrd30_fsys", };
|
|
|
|
PNAME(mout_phyclk_usbhost30_uhost30_pipe_pclk_user_p)
|
|
= { "oscclk", "phyclk_usbhost30_uhost30_pipe_pclk_phy", };
|
|
PNAME(mout_phyclk_usbhost30_uhost30_phyclock_user_p)
|
|
= { "oscclk", "phyclk_usbhost30_uhost30_phyclock_phy", };
|
|
PNAME(mout_phyclk_usbhost20_phy_hsic1_p)
|
|
= { "oscclk", "phyclk_usbhost20_phy_hsic1_phy", };
|
|
PNAME(mout_phyclk_usbhost20_phy_clk48mohci_user_p)
|
|
= { "oscclk", "phyclk_usbhost20_phy_clk48mohci_phy", };
|
|
PNAME(mout_phyclk_usbhost20_phy_phyclock_user_p)
|
|
= { "oscclk", "phyclk_usbhost20_phy_phyclock_phy", };
|
|
PNAME(mout_phyclk_usbhost20_phy_freeclk_user_p)
|
|
= { "oscclk", "phyclk_usbhost20_phy_freeclk_phy", };
|
|
PNAME(mout_phyclk_usbdrd30_udrd30_pipe_pclk_p)
|
|
= { "oscclk", "phyclk_usbdrd30_udrd30_pipe_pclk_phy", };
|
|
PNAME(mout_phyclk_usbdrd30_udrd30_phyclock_user_p)
|
|
= { "oscclk", "phyclk_usbdrd30_udrd30_phyclock_phy", };
|
|
PNAME(mout_phyclk_ufs_rx1_symbol_user_p)
|
|
= { "oscclk", "phyclk_ufs_rx1_symbol_phy", };
|
|
PNAME(mout_phyclk_ufs_rx0_symbol_user_p)
|
|
= { "oscclk", "phyclk_ufs_rx0_symbol_phy", };
|
|
PNAME(mout_phyclk_ufs_tx1_symbol_user_p)
|
|
= { "oscclk", "phyclk_ufs_tx1_symbol_phy", };
|
|
PNAME(mout_phyclk_ufs_tx0_symbol_user_p)
|
|
= { "oscclk", "phyclk_ufs_tx0_symbol_phy", };
|
|
PNAME(mout_phyclk_lli_mphy_to_ufs_user_p)
|
|
= { "oscclk", "phyclk_lli_mphy_to_ufs_phy", };
|
|
PNAME(mout_sclk_mphy_p)
|
|
= { "mout_sclk_ufs_mphy_user",
|
|
"mout_phyclk_lli_mphy_to_ufs_user", };
|
|
|
|
static const unsigned long fsys_clk_regs[] __initconst = {
|
|
MUX_SEL_FSYS0,
|
|
MUX_SEL_FSYS1,
|
|
MUX_SEL_FSYS2,
|
|
MUX_SEL_FSYS3,
|
|
MUX_SEL_FSYS4,
|
|
MUX_ENABLE_FSYS0,
|
|
MUX_ENABLE_FSYS1,
|
|
MUX_ENABLE_FSYS2,
|
|
MUX_ENABLE_FSYS3,
|
|
MUX_ENABLE_FSYS4,
|
|
MUX_IGNORE_FSYS2,
|
|
MUX_IGNORE_FSYS3,
|
|
ENABLE_ACLK_FSYS0,
|
|
ENABLE_ACLK_FSYS1,
|
|
ENABLE_PCLK_FSYS,
|
|
ENABLE_SCLK_FSYS,
|
|
ENABLE_IP_FSYS0,
|
|
ENABLE_IP_FSYS1,
|
|
};
|
|
|
|
static const struct samsung_fixed_rate_clock fsys_fixed_clks[] __initconst = {
|
|
/* PHY clocks from USBDRD30_PHY */
|
|
FRATE(CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK_PHY,
|
|
"phyclk_usbdrd30_udrd30_phyclock_phy", NULL,
|
|
0, 60000000),
|
|
FRATE(CLK_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK_PHY,
|
|
"phyclk_usbdrd30_udrd30_pipe_pclk_phy", NULL,
|
|
0, 125000000),
|
|
/* PHY clocks from USBHOST30_PHY */
|
|
FRATE(CLK_PHYCLK_USBHOST30_UHOST30_PHYCLOCK_PHY,
|
|
"phyclk_usbhost30_uhost30_phyclock_phy", NULL,
|
|
0, 60000000),
|
|
FRATE(CLK_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK_PHY,
|
|
"phyclk_usbhost30_uhost30_pipe_pclk_phy", NULL,
|
|
0, 125000000),
|
|
/* PHY clocks from USBHOST20_PHY */
|
|
FRATE(CLK_PHYCLK_USBHOST20_PHY_FREECLK_PHY,
|
|
"phyclk_usbhost20_phy_freeclk_phy", NULL, 0, 60000000),
|
|
FRATE(CLK_PHYCLK_USBHOST20_PHY_PHYCLOCK_PHY,
|
|
"phyclk_usbhost20_phy_phyclock_phy", NULL, 0, 60000000),
|
|
FRATE(CLK_PHYCLK_USBHOST20_PHY_CLK48MOHCI_PHY,
|
|
"phyclk_usbhost20_phy_clk48mohci_phy", NULL,
|
|
0, 48000000),
|
|
FRATE(CLK_PHYCLK_USBHOST20_PHY_HSIC1_PHY,
|
|
"phyclk_usbhost20_phy_hsic1_phy", NULL, 0,
|
|
60000000),
|
|
/* PHY clocks from UFS_PHY */
|
|
FRATE(CLK_PHYCLK_UFS_TX0_SYMBOL_PHY, "phyclk_ufs_tx0_symbol_phy",
|
|
NULL, 0, 300000000),
|
|
FRATE(CLK_PHYCLK_UFS_RX0_SYMBOL_PHY, "phyclk_ufs_rx0_symbol_phy",
|
|
NULL, 0, 300000000),
|
|
FRATE(CLK_PHYCLK_UFS_TX1_SYMBOL_PHY, "phyclk_ufs_tx1_symbol_phy",
|
|
NULL, 0, 300000000),
|
|
FRATE(CLK_PHYCLK_UFS_RX1_SYMBOL_PHY, "phyclk_ufs_rx1_symbol_phy",
|
|
NULL, 0, 300000000),
|
|
/* PHY clocks from LLI_PHY */
|
|
FRATE(CLK_PHYCLK_LLI_MPHY_TO_UFS_PHY, "phyclk_lli_mphy_to_ufs_phy",
|
|
NULL, 0, 26000000),
|
|
};
|
|
|
|
static const struct samsung_mux_clock fsys_mux_clks[] __initconst = {
|
|
/* MUX_SEL_FSYS0 */
|
|
MUX(CLK_MOUT_SCLK_UFS_MPHY_USER, "mout_sclk_ufs_mphy_user",
|
|
mout_sclk_ufs_mphy_user_p, MUX_SEL_FSYS0, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_FSYS_200_USER, "mout_aclk_fsys_200_user",
|
|
mout_aclk_fsys_200_user_p, MUX_SEL_FSYS0, 0, 1),
|
|
|
|
/* MUX_SEL_FSYS1 */
|
|
MUX(CLK_MOUT_SCLK_PCIE_100_USER, "mout_sclk_pcie_100_user",
|
|
mout_sclk_pcie_100_user_p, MUX_SEL_FSYS1, 28, 1),
|
|
MUX(CLK_MOUT_SCLK_UFSUNIPRO_USER, "mout_sclk_ufsunipro_user",
|
|
mout_sclk_ufsunipro_user_p, MUX_SEL_FSYS1, 24, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC2_USER, "mout_sclk_mmc2_user",
|
|
mout_sclk_mmc2_user_p, MUX_SEL_FSYS1, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC1_USER, "mout_sclk_mmc1_user",
|
|
mout_sclk_mmc1_user_p, MUX_SEL_FSYS1, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_MMC0_USER, "mout_sclk_mmc0_user",
|
|
mout_sclk_mmc0_user_p, MUX_SEL_FSYS1, 12, 1),
|
|
MUX(CLK_MOUT_SCLK_USBHOST30_USER, "mout_sclk_usbhost30_user",
|
|
mout_sclk_usbhost30_user_p, MUX_SEL_FSYS1, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_USBDRD30_USER, "mout_sclk_usbdrd30_user",
|
|
mout_sclk_usbdrd30_user_p, MUX_SEL_FSYS1, 0, 1),
|
|
|
|
/* MUX_SEL_FSYS2 */
|
|
MUX(CLK_MOUT_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK_USER,
|
|
"mout_phyclk_usbhost30_uhost30_pipe_pclk_user",
|
|
mout_phyclk_usbhost30_uhost30_pipe_pclk_user_p,
|
|
MUX_SEL_FSYS2, 28, 1),
|
|
MUX(CLK_MOUT_PHYCLK_USBHOST30_UHOST30_PHYCLOCK_USER,
|
|
"mout_phyclk_usbhost30_uhost30_phyclock_user",
|
|
mout_phyclk_usbhost30_uhost30_phyclock_user_p,
|
|
MUX_SEL_FSYS2, 24, 1),
|
|
MUX(CLK_MOUT_PHYCLK_USBHOST20_PHY_HSIC1_USER,
|
|
"mout_phyclk_usbhost20_phy_hsic1",
|
|
mout_phyclk_usbhost20_phy_hsic1_p,
|
|
MUX_SEL_FSYS2, 20, 1),
|
|
MUX(CLK_MOUT_PHYCLK_USBHOST20_PHY_CLK48MOHCI_USER,
|
|
"mout_phyclk_usbhost20_phy_clk48mohci_user",
|
|
mout_phyclk_usbhost20_phy_clk48mohci_user_p,
|
|
MUX_SEL_FSYS2, 16, 1),
|
|
MUX(CLK_MOUT_PHYCLK_USBHOST20_PHY_PHYCLOCK_USER,
|
|
"mout_phyclk_usbhost20_phy_phyclock_user",
|
|
mout_phyclk_usbhost20_phy_phyclock_user_p,
|
|
MUX_SEL_FSYS2, 12, 1),
|
|
MUX(CLK_MOUT_PHYCLK_USBHOST20_PHY_PHY_FREECLK_USER,
|
|
"mout_phyclk_usbhost20_phy_freeclk_user",
|
|
mout_phyclk_usbhost20_phy_freeclk_user_p,
|
|
MUX_SEL_FSYS2, 8, 1),
|
|
MUX(CLK_MOUT_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK_USER,
|
|
"mout_phyclk_usbdrd30_udrd30_pipe_pclk_user",
|
|
mout_phyclk_usbdrd30_udrd30_pipe_pclk_p,
|
|
MUX_SEL_FSYS2, 4, 1),
|
|
MUX(CLK_MOUT_PHYCLK_USBDRD30_UDRD30_PHYCLOCK_USER,
|
|
"mout_phyclk_usbdrd30_udrd30_phyclock_user",
|
|
mout_phyclk_usbdrd30_udrd30_phyclock_user_p,
|
|
MUX_SEL_FSYS2, 0, 1),
|
|
|
|
/* MUX_SEL_FSYS3 */
|
|
MUX(CLK_MOUT_PHYCLK_UFS_RX1_SYMBOL_USER,
|
|
"mout_phyclk_ufs_rx1_symbol_user",
|
|
mout_phyclk_ufs_rx1_symbol_user_p,
|
|
MUX_SEL_FSYS3, 16, 1),
|
|
MUX(CLK_MOUT_PHYCLK_UFS_RX0_SYMBOL_USER,
|
|
"mout_phyclk_ufs_rx0_symbol_user",
|
|
mout_phyclk_ufs_rx0_symbol_user_p,
|
|
MUX_SEL_FSYS3, 12, 1),
|
|
MUX(CLK_MOUT_PHYCLK_UFS_TX1_SYMBOL_USER,
|
|
"mout_phyclk_ufs_tx1_symbol_user",
|
|
mout_phyclk_ufs_tx1_symbol_user_p,
|
|
MUX_SEL_FSYS3, 8, 1),
|
|
MUX(CLK_MOUT_PHYCLK_UFS_TX0_SYMBOL_USER,
|
|
"mout_phyclk_ufs_tx0_symbol_user",
|
|
mout_phyclk_ufs_tx0_symbol_user_p,
|
|
MUX_SEL_FSYS3, 4, 1),
|
|
MUX(CLK_MOUT_PHYCLK_LLI_MPHY_TO_UFS_USER,
|
|
"mout_phyclk_lli_mphy_to_ufs_user",
|
|
mout_phyclk_lli_mphy_to_ufs_user_p,
|
|
MUX_SEL_FSYS3, 0, 1),
|
|
|
|
/* MUX_SEL_FSYS4 */
|
|
MUX(CLK_MOUT_SCLK_MPHY, "mout_sclk_mphy", mout_sclk_mphy_p,
|
|
MUX_SEL_FSYS4, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_gate_clock fsys_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_FSYS0 */
|
|
GATE(CLK_ACLK_PCIE, "aclk_pcie", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PDMA1, "aclk_pdma1", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_TSI, "aclk_tsi", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MMC2, "aclk_mmc2", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MMC1, "aclk_mmc1", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MMC0, "aclk_mmc0", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_UFS, "aclk_ufs", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_USBHOST20, "aclk_usbhost20", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_USBHOST30, "aclk_usbhost30", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_USBDRD30, "aclk_usbdrd30", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_PDMA0, "aclk_pdma0", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS0, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_ACLK_FSYS1 */
|
|
GATE(CLK_ACLK_XIU_FSYSPX, "aclk_xiu_fsyspx", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 27, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB_USBLINKH1, "aclk_ahb_usblinkh1",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
26, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_PDMA1, "aclk_smmu_pdma1", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 25, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_PCIE, "aclk_bts_pcie", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 24, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_PDMA1, "aclk_axius_pdma1",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
22, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_PDMA0, "aclk_smmu_pdma0", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_UFS, "aclk_bts_ufs", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_USBHOST30, "aclk_bts_usbhost30",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
13, 0, 0),
|
|
GATE(CLK_ACLK_BTS_USBDRD30, "aclk_bts_usbdrd30",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
12, 0, 0),
|
|
GATE(CLK_ACLK_AXIUS_PDMA0, "aclk_axius_pdma0",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_USBHS, "aclk_axius_usbhs",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_FSYSSX, "aclk_axius_fsyssx",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_FSYSP, "aclk_ahb2apb_fsysp",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2AXI_USBHS, "aclk_ahb2axi_usbhs",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB_USBLINKH0, "aclk_ahb_usblinkh0",
|
|
"mout_aclk_fsys_200_user", ENABLE_ACLK_FSYS1,
|
|
6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB_USBHS, "aclk_ahb_usbhs", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB_FSYSH, "aclk_ahb_fsysh", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_FSYSX, "aclk_xiu_fsysx", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_FSYSSX, "aclk_xiu_fsyssx", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_FSYSNP_200, "aclk_fsysnp_200", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_FSYSND_200, "aclk_fsysnd_200", "mout_aclk_fsys_200_user",
|
|
ENABLE_ACLK_FSYS1, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_FSYS */
|
|
GATE(CLK_PCLK_PCIE_CTRL, "pclk_pcie_ctrl", "mout_aclk_fsys_200_user",
|
|
ENABLE_PCLK_FSYS, 17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_PDMA1, "pclk_smmu_pdma1", "mout_aclk_fsys_200_user",
|
|
ENABLE_PCLK_FSYS, 16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PCIE_PHY, "pclk_pcie_phy", "mout_aclk_fsys_200_user",
|
|
ENABLE_PCLK_FSYS, 14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_PCIE, "pclk_bts_pcie", "mout_aclk_fsys_200_user",
|
|
ENABLE_PCLK_FSYS, 13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_PDMA0, "pclk_smmu_pdma0", "mout_aclk_fsys_200_user",
|
|
ENABLE_PCLK_FSYS, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_UFS, "pclk_bts_ufs", "mout_aclk_fsys_200_user",
|
|
ENABLE_PCLK_FSYS, 5, 0, 0),
|
|
GATE(CLK_PCLK_BTS_USBHOST30, "pclk_bts_usbhost30",
|
|
"mout_aclk_fsys_200_user", ENABLE_PCLK_FSYS, 4, 0, 0),
|
|
GATE(CLK_PCLK_BTS_USBDRD30, "pclk_bts_usbdrd30",
|
|
"mout_aclk_fsys_200_user", ENABLE_PCLK_FSYS, 3, 0, 0),
|
|
GATE(CLK_PCLK_GPIO_FSYS, "pclk_gpio_fsys", "mout_aclk_fsys_200_user",
|
|
ENABLE_PCLK_FSYS, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PMU_FSYS, "pclk_pmu_fsys", "mout_aclk_fsys_200_user",
|
|
ENABLE_PCLK_FSYS, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_FSYS, "pclk_sysreg_fsys",
|
|
"mout_aclk_fsys_200_user", ENABLE_PCLK_FSYS,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_FSYS */
|
|
GATE(CLK_SCLK_PCIE_100, "sclk_pcie_100", "mout_sclk_pcie_100_user",
|
|
ENABLE_SCLK_FSYS, 21, 0, 0),
|
|
GATE(CLK_PHYCLK_USBHOST30_UHOST30_PIPE_PCLK,
|
|
"phyclk_usbhost30_uhost30_pipe_pclk",
|
|
"mout_phyclk_usbhost30_uhost30_pipe_pclk_user",
|
|
ENABLE_SCLK_FSYS, 18, 0, 0),
|
|
GATE(CLK_PHYCLK_USBHOST30_UHOST30_PHYCLOCK,
|
|
"phyclk_usbhost30_uhost30_phyclock",
|
|
"mout_phyclk_usbhost30_uhost30_phyclock_user",
|
|
ENABLE_SCLK_FSYS, 17, 0, 0),
|
|
GATE(CLK_PHYCLK_UFS_RX1_SYMBOL, "phyclk_ufs_rx1_symbol",
|
|
"mout_phyclk_ufs_rx1_symbol_user", ENABLE_SCLK_FSYS,
|
|
16, 0, 0),
|
|
GATE(CLK_PHYCLK_UFS_RX0_SYMBOL, "phyclk_ufs_rx0_symbol",
|
|
"mout_phyclk_ufs_rx0_symbol_user", ENABLE_SCLK_FSYS,
|
|
15, 0, 0),
|
|
GATE(CLK_PHYCLK_UFS_TX1_SYMBOL, "phyclk_ufs_tx1_symbol",
|
|
"mout_phyclk_ufs_tx1_symbol_user", ENABLE_SCLK_FSYS,
|
|
14, 0, 0),
|
|
GATE(CLK_PHYCLK_UFS_TX0_SYMBOL, "phyclk_ufs_tx0_symbol",
|
|
"mout_phyclk_ufs_tx0_symbol_user", ENABLE_SCLK_FSYS,
|
|
13, 0, 0),
|
|
GATE(CLK_PHYCLK_USBHOST20_PHY_HSIC1, "phyclk_usbhost20_phy_hsic1",
|
|
"mout_phyclk_usbhost20_phy_hsic1", ENABLE_SCLK_FSYS,
|
|
12, 0, 0),
|
|
GATE(CLK_PHYCLK_USBHOST20_PHY_CLK48MOHCI,
|
|
"phyclk_usbhost20_phy_clk48mohci",
|
|
"mout_phyclk_usbhost20_phy_clk48mohci_user",
|
|
ENABLE_SCLK_FSYS, 11, 0, 0),
|
|
GATE(CLK_PHYCLK_USBHOST20_PHY_PHYCLOCK,
|
|
"phyclk_usbhost20_phy_phyclock",
|
|
"mout_phyclk_usbhost20_phy_phyclock_user",
|
|
ENABLE_SCLK_FSYS, 10, 0, 0),
|
|
GATE(CLK_PHYCLK_USBHOST20_PHY_FREECLK,
|
|
"phyclk_usbhost20_phy_freeclk",
|
|
"mout_phyclk_usbhost20_phy_freeclk_user",
|
|
ENABLE_SCLK_FSYS, 9, 0, 0),
|
|
GATE(CLK_PHYCLK_USBDRD30_UDRD30_PIPE_PCLK,
|
|
"phyclk_usbdrd30_udrd30_pipe_pclk",
|
|
"mout_phyclk_usbdrd30_udrd30_pipe_pclk_user",
|
|
ENABLE_SCLK_FSYS, 8, 0, 0),
|
|
GATE(CLK_PHYCLK_USBDRD30_UDRD30_PHYCLOCK,
|
|
"phyclk_usbdrd30_udrd30_phyclock",
|
|
"mout_phyclk_usbdrd30_udrd30_phyclock_user",
|
|
ENABLE_SCLK_FSYS, 7, 0, 0),
|
|
GATE(CLK_SCLK_MPHY, "sclk_mphy", "mout_sclk_mphy",
|
|
ENABLE_SCLK_FSYS, 6, 0, 0),
|
|
GATE(CLK_SCLK_UFSUNIPRO, "sclk_ufsunipro", "mout_sclk_ufsunipro_user",
|
|
ENABLE_SCLK_FSYS, 5, 0, 0),
|
|
GATE(CLK_SCLK_MMC2, "sclk_mmc2", "mout_sclk_mmc2_user",
|
|
ENABLE_SCLK_FSYS, 4, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_MMC1, "sclk_mmc1", "mout_sclk_mmc1_user",
|
|
ENABLE_SCLK_FSYS, 3, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_MMC0, "sclk_mmc0", "mout_sclk_mmc0_user",
|
|
ENABLE_SCLK_FSYS, 2, CLK_SET_RATE_PARENT, 0),
|
|
GATE(CLK_SCLK_USBHOST30, "sclk_usbhost30", "mout_sclk_usbhost30_user",
|
|
ENABLE_SCLK_FSYS, 1, 0, 0),
|
|
GATE(CLK_SCLK_USBDRD30, "sclk_usbdrd30", "mout_sclk_usbdrd30_user",
|
|
ENABLE_SCLK_FSYS, 0, 0, 0),
|
|
|
|
/* ENABLE_IP_FSYS0 */
|
|
GATE(CLK_PCIE, "pcie", "sclk_pcie_100", ENABLE_IP_FSYS0, 17, 0, 0),
|
|
GATE(CLK_PDMA1, "pdma1", "aclk_pdma1", ENABLE_IP_FSYS0, 15, 0, 0),
|
|
GATE(CLK_PDMA0, "pdma0", "aclk_pdma0", ENABLE_IP_FSYS0, 0, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info fsys_cmu_info __initconst = {
|
|
.mux_clks = fsys_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(fsys_mux_clks),
|
|
.gate_clks = fsys_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(fsys_gate_clks),
|
|
.fixed_clks = fsys_fixed_clks,
|
|
.nr_fixed_clks = ARRAY_SIZE(fsys_fixed_clks),
|
|
.nr_clk_ids = FSYS_NR_CLK,
|
|
.clk_regs = fsys_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(fsys_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_fsys_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &fsys_cmu_info);
|
|
}
|
|
|
|
CLK_OF_DECLARE(exynos5433_cmu_fsys, "samsung,exynos5433-cmu-fsys",
|
|
exynos5433_cmu_fsys_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_G2D
|
|
*/
|
|
#define MUX_SEL_G2D0 0x0200
|
|
#define MUX_SEL_ENABLE_G2D0 0x0300
|
|
#define MUX_SEL_STAT_G2D0 0x0400
|
|
#define DIV_G2D 0x0600
|
|
#define DIV_STAT_G2D 0x0700
|
|
#define DIV_ENABLE_ACLK_G2D 0x0800
|
|
#define DIV_ENABLE_ACLK_G2D_SECURE_SMMU_G2D 0x0804
|
|
#define DIV_ENABLE_PCLK_G2D 0x0900
|
|
#define DIV_ENABLE_PCLK_G2D_SECURE_SMMU_G2D 0x0904
|
|
#define DIV_ENABLE_IP_G2D0 0x0b00
|
|
#define DIV_ENABLE_IP_G2D1 0x0b04
|
|
#define DIV_ENABLE_IP_G2D_SECURE_SMMU_G2D 0x0b08
|
|
|
|
static const unsigned long g2d_clk_regs[] __initconst = {
|
|
MUX_SEL_G2D0,
|
|
MUX_SEL_ENABLE_G2D0,
|
|
DIV_G2D,
|
|
DIV_ENABLE_ACLK_G2D,
|
|
DIV_ENABLE_ACLK_G2D_SECURE_SMMU_G2D,
|
|
DIV_ENABLE_PCLK_G2D,
|
|
DIV_ENABLE_PCLK_G2D_SECURE_SMMU_G2D,
|
|
DIV_ENABLE_IP_G2D0,
|
|
DIV_ENABLE_IP_G2D1,
|
|
DIV_ENABLE_IP_G2D_SECURE_SMMU_G2D,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_aclk_g2d_266_user_p) = { "oscclk", "aclk_g2d_266", };
|
|
PNAME(mout_aclk_g2d_400_user_p) = { "oscclk", "aclk_g2d_400", };
|
|
|
|
static const struct samsung_mux_clock g2d_mux_clks[] __initconst = {
|
|
/* MUX_SEL_G2D0 */
|
|
MUX(CLK_MUX_ACLK_G2D_266_USER, "mout_aclk_g2d_266_user",
|
|
mout_aclk_g2d_266_user_p, MUX_SEL_G2D0, 4, 1),
|
|
MUX(CLK_MUX_ACLK_G2D_400_USER, "mout_aclk_g2d_400_user",
|
|
mout_aclk_g2d_400_user_p, MUX_SEL_G2D0, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock g2d_div_clks[] __initconst = {
|
|
/* DIV_G2D */
|
|
DIV(CLK_DIV_PCLK_G2D, "div_pclk_g2d", "mout_aclk_g2d_266_user",
|
|
DIV_G2D, 0, 2),
|
|
};
|
|
|
|
static const struct samsung_gate_clock g2d_gate_clks[] __initconst = {
|
|
/* DIV_ENABLE_ACLK_G2D */
|
|
GATE(CLK_ACLK_SMMU_MDMA1, "aclk_smmu_mdma1", "mout_aclk_g2d_266_user",
|
|
DIV_ENABLE_ACLK_G2D, 12, 0, 0),
|
|
GATE(CLK_ACLK_BTS_MDMA1, "aclk_bts_mdam1", "mout_aclk_g2d_266_user",
|
|
DIV_ENABLE_ACLK_G2D, 11, 0, 0),
|
|
GATE(CLK_ACLK_BTS_G2D, "aclk_bts_g2d", "mout_aclk_g2d_400_user",
|
|
DIV_ENABLE_ACLK_G2D, 10, 0, 0),
|
|
GATE(CLK_ACLK_ALB_G2D, "aclk_alb_g2d", "mout_aclk_g2d_400_user",
|
|
DIV_ENABLE_ACLK_G2D, 9, 0, 0),
|
|
GATE(CLK_ACLK_AXIUS_G2DX, "aclk_axius_g2dx", "mout_aclk_g2d_400_user",
|
|
DIV_ENABLE_ACLK_G2D, 8, 0, 0),
|
|
GATE(CLK_ACLK_ASYNCAXI_SYSX, "aclk_asyncaxi_sysx",
|
|
"mout_aclk_g2d_400_user", DIV_ENABLE_ACLK_G2D,
|
|
7, 0, 0),
|
|
GATE(CLK_ACLK_AHB2APB_G2D1P, "aclk_ahb2apb_g2d1p", "div_pclk_g2d",
|
|
DIV_ENABLE_ACLK_G2D, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_G2D0P, "aclk_ahb2apb_g2d0p", "div_pclk_g2d",
|
|
DIV_ENABLE_ACLK_G2D, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_G2DX, "aclk_xiu_g2dx", "mout_aclk_g2d_400_user",
|
|
DIV_ENABLE_ACLK_G2D, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_G2DNP_133, "aclk_g2dnp_133", "div_pclk_g2d",
|
|
DIV_ENABLE_ACLK_G2D, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_G2DND_400, "aclk_g2dnd_400", "mout_aclk_g2d_400_user",
|
|
DIV_ENABLE_ACLK_G2D, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MDMA1, "aclk_mdma1", "mout_aclk_g2d_266_user",
|
|
DIV_ENABLE_ACLK_G2D, 1, 0, 0),
|
|
GATE(CLK_ACLK_G2D, "aclk_g2d", "mout_aclk_g2d_400_user",
|
|
DIV_ENABLE_ACLK_G2D, 0, 0, 0),
|
|
|
|
/* DIV_ENABLE_ACLK_G2D_SECURE_SMMU_G2D */
|
|
GATE(CLK_ACLK_SMMU_G2D, "aclk_smmu_g2d", "mout_aclk_g2d_400_user",
|
|
DIV_ENABLE_ACLK_G2D_SECURE_SMMU_G2D, 0, 0, 0),
|
|
|
|
/* DIV_ENABLE_PCLK_G2D */
|
|
GATE(CLK_PCLK_SMMU_MDMA1, "pclk_smmu_mdma1", "div_pclk_g2d",
|
|
DIV_ENABLE_PCLK_G2D, 7, 0, 0),
|
|
GATE(CLK_PCLK_BTS_MDMA1, "pclk_bts_mdam1", "div_pclk_g2d",
|
|
DIV_ENABLE_PCLK_G2D, 6, 0, 0),
|
|
GATE(CLK_PCLK_BTS_G2D, "pclk_bts_g2d", "div_pclk_g2d",
|
|
DIV_ENABLE_PCLK_G2D, 5, 0, 0),
|
|
GATE(CLK_PCLK_ALB_G2D, "pclk_alb_g2d", "div_pclk_g2d",
|
|
DIV_ENABLE_PCLK_G2D, 4, 0, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_SYSX, "pclk_asyncaxi_sysx", "div_pclk_g2d",
|
|
DIV_ENABLE_PCLK_G2D, 3, 0, 0),
|
|
GATE(CLK_PCLK_PMU_G2D, "pclk_pmu_g2d", "div_pclk_g2d",
|
|
DIV_ENABLE_PCLK_G2D, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_G2D, "pclk_sysreg_g2d", "div_pclk_g2d",
|
|
DIV_ENABLE_PCLK_G2D, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_G2D, "pclk_g2d", "div_pclk_g2d", DIV_ENABLE_PCLK_G2D,
|
|
0, 0, 0),
|
|
|
|
/* DIV_ENABLE_PCLK_G2D_SECURE_SMMU_G2D */
|
|
GATE(CLK_PCLK_SMMU_G2D, "pclk_smmu_g2d", "div_pclk_g2d",
|
|
DIV_ENABLE_PCLK_G2D_SECURE_SMMU_G2D, 0, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info g2d_cmu_info __initconst = {
|
|
.mux_clks = g2d_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(g2d_mux_clks),
|
|
.div_clks = g2d_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(g2d_div_clks),
|
|
.gate_clks = g2d_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(g2d_gate_clks),
|
|
.nr_clk_ids = G2D_NR_CLK,
|
|
.clk_regs = g2d_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(g2d_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_g2d_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &g2d_cmu_info);
|
|
}
|
|
|
|
CLK_OF_DECLARE(exynos5433_cmu_g2d, "samsung,exynos5433-cmu-g2d",
|
|
exynos5433_cmu_g2d_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_DISP
|
|
*/
|
|
#define DISP_PLL_LOCK 0x0000
|
|
#define DISP_PLL_CON0 0x0100
|
|
#define DISP_PLL_CON1 0x0104
|
|
#define DISP_PLL_FREQ_DET 0x0108
|
|
#define MUX_SEL_DISP0 0x0200
|
|
#define MUX_SEL_DISP1 0x0204
|
|
#define MUX_SEL_DISP2 0x0208
|
|
#define MUX_SEL_DISP3 0x020c
|
|
#define MUX_SEL_DISP4 0x0210
|
|
#define MUX_ENABLE_DISP0 0x0300
|
|
#define MUX_ENABLE_DISP1 0x0304
|
|
#define MUX_ENABLE_DISP2 0x0308
|
|
#define MUX_ENABLE_DISP3 0x030c
|
|
#define MUX_ENABLE_DISP4 0x0310
|
|
#define MUX_STAT_DISP0 0x0400
|
|
#define MUX_STAT_DISP1 0x0404
|
|
#define MUX_STAT_DISP2 0x0408
|
|
#define MUX_STAT_DISP3 0x040c
|
|
#define MUX_STAT_DISP4 0x0410
|
|
#define MUX_IGNORE_DISP2 0x0508
|
|
#define DIV_DISP 0x0600
|
|
#define DIV_DISP_PLL_FREQ_DET 0x0604
|
|
#define DIV_STAT_DISP 0x0700
|
|
#define DIV_STAT_DISP_PLL_FREQ_DET 0x0704
|
|
#define ENABLE_ACLK_DISP0 0x0800
|
|
#define ENABLE_ACLK_DISP1 0x0804
|
|
#define ENABLE_PCLK_DISP 0x0900
|
|
#define ENABLE_SCLK_DISP 0x0a00
|
|
#define ENABLE_IP_DISP0 0x0b00
|
|
#define ENABLE_IP_DISP1 0x0b04
|
|
#define CLKOUT_CMU_DISP 0x0c00
|
|
#define CLKOUT_CMU_DISP_DIV_STAT 0x0c04
|
|
|
|
static const unsigned long disp_clk_regs[] __initconst = {
|
|
DISP_PLL_LOCK,
|
|
DISP_PLL_CON0,
|
|
DISP_PLL_CON1,
|
|
DISP_PLL_FREQ_DET,
|
|
MUX_SEL_DISP0,
|
|
MUX_SEL_DISP1,
|
|
MUX_SEL_DISP2,
|
|
MUX_SEL_DISP3,
|
|
MUX_SEL_DISP4,
|
|
MUX_ENABLE_DISP0,
|
|
MUX_ENABLE_DISP1,
|
|
MUX_ENABLE_DISP2,
|
|
MUX_ENABLE_DISP3,
|
|
MUX_ENABLE_DISP4,
|
|
MUX_IGNORE_DISP2,
|
|
DIV_DISP,
|
|
DIV_DISP_PLL_FREQ_DET,
|
|
ENABLE_ACLK_DISP0,
|
|
ENABLE_ACLK_DISP1,
|
|
ENABLE_PCLK_DISP,
|
|
ENABLE_SCLK_DISP,
|
|
ENABLE_IP_DISP0,
|
|
ENABLE_IP_DISP1,
|
|
CLKOUT_CMU_DISP,
|
|
CLKOUT_CMU_DISP_DIV_STAT,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_disp_pll_p) = { "oscclk", "fout_disp_pll", };
|
|
PNAME(mout_sclk_dsim1_user_p) = { "oscclk", "sclk_dsim1_disp", };
|
|
PNAME(mout_sclk_dsim0_user_p) = { "oscclk", "sclk_dsim0_disp", };
|
|
PNAME(mout_sclk_dsd_user_p) = { "oscclk", "sclk_dsd_disp", };
|
|
PNAME(mout_sclk_decon_tv_eclk_user_p) = { "oscclk",
|
|
"sclk_decon_tv_eclk_disp", };
|
|
PNAME(mout_sclk_decon_vclk_user_p) = { "oscclk",
|
|
"sclk_decon_vclk_disp", };
|
|
PNAME(mout_sclk_decon_eclk_user_p) = { "oscclk",
|
|
"sclk_decon_eclk_disp", };
|
|
PNAME(mout_sclk_decon_tv_vlkc_user_p) = { "oscclk",
|
|
"sclk_decon_tv_vclk_disp", };
|
|
PNAME(mout_aclk_disp_333_user_p) = { "oscclk", "aclk_disp_333", };
|
|
|
|
PNAME(mout_phyclk_mipidphy1_bitclkdiv8_user_p) = { "oscclk",
|
|
"phyclk_mipidphy1_bitclkdiv8_phy", };
|
|
PNAME(mout_phyclk_mipidphy1_rxclkesc0_user_p) = { "oscclk",
|
|
"phyclk_mipidphy1_rxclkesc0_phy", };
|
|
PNAME(mout_phyclk_mipidphy0_bitclkdiv8_user_p) = { "oscclk",
|
|
"phyclk_mipidphy0_bitclkdiv8_phy", };
|
|
PNAME(mout_phyclk_mipidphy0_rxclkesc0_user_p) = { "oscclk",
|
|
"phyclk_mipidphy0_rxclkesc0_phy", };
|
|
PNAME(mout_phyclk_hdmiphy_tmds_clko_user_p) = { "oscclk",
|
|
"phyclk_hdmiphy_tmds_clko_phy", };
|
|
PNAME(mout_phyclk_hdmiphy_pixel_clko_user_p) = { "oscclk",
|
|
"phyclk_hdmiphy_pixel_clko_phy", };
|
|
|
|
PNAME(mout_sclk_dsim0_p) = { "mout_disp_pll",
|
|
"mout_sclk_dsim0_user", };
|
|
PNAME(mout_sclk_decon_tv_eclk_p) = { "mout_disp_pll",
|
|
"mout_sclk_decon_tv_eclk_user", };
|
|
PNAME(mout_sclk_decon_vclk_p) = { "mout_disp_pll",
|
|
"mout_sclk_decon_vclk_user", };
|
|
PNAME(mout_sclk_decon_eclk_p) = { "mout_disp_pll",
|
|
"mout_sclk_decon_eclk_user", };
|
|
|
|
PNAME(mout_sclk_dsim1_b_disp_p) = { "mout_sclk_dsim1_a_disp",
|
|
"mout_sclk_dsim1_user", };
|
|
PNAME(mout_sclk_decon_tv_vclk_c_disp_p) = {
|
|
"mout_phyclk_hdmiphy_pixel_clko_user",
|
|
"mout_sclk_decon_tv_vclk_b_disp", };
|
|
PNAME(mout_sclk_decon_tv_vclk_b_disp_p) = { "mout_sclk_decon_tv_vclk_a_disp",
|
|
"mout_sclk_decon_tv_vclk_user", };
|
|
|
|
static const struct samsung_pll_clock disp_pll_clks[] __initconst = {
|
|
PLL(pll_35xx, CLK_FOUT_DISP_PLL, "fout_disp_pll", "oscclk",
|
|
DISP_PLL_LOCK, DISP_PLL_CON0, exynos5433_pll_rates),
|
|
};
|
|
|
|
static const struct samsung_fixed_factor_clock disp_fixed_factor_clks[] __initconst = {
|
|
/*
|
|
* sclk_rgb_{vclk|tv_vclk} is half clock of sclk_decon_{vclk|tv_vclk}.
|
|
* The divider has fixed value (2) between sclk_rgb_{vclk|tv_vclk}
|
|
* and sclk_decon_{vclk|tv_vclk}.
|
|
*/
|
|
FFACTOR(CLK_SCLK_RGB_VCLK, "sclk_rgb_vclk", "sclk_decon_vclk",
|
|
1, 2, 0),
|
|
FFACTOR(CLK_SCLK_RGB_TV_VCLK, "sclk_rgb_tv_vclk", "sclk_decon_tv_vclk",
|
|
1, 2, 0),
|
|
};
|
|
|
|
static const struct samsung_fixed_rate_clock disp_fixed_clks[] __initconst = {
|
|
/* PHY clocks from MIPI_DPHY1 */
|
|
FRATE(0, "phyclk_mipidphy1_bitclkdiv8_phy", NULL, 0, 188000000),
|
|
FRATE(0, "phyclk_mipidphy1_rxclkesc0_phy", NULL, 0, 100000000),
|
|
/* PHY clocks from MIPI_DPHY0 */
|
|
FRATE(CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8_PHY, "phyclk_mipidphy0_bitclkdiv8_phy",
|
|
NULL, 0, 188000000),
|
|
FRATE(CLK_PHYCLK_MIPIDPHY0_RXCLKESC0_PHY, "phyclk_mipidphy0_rxclkesc0_phy",
|
|
NULL, 0, 100000000),
|
|
/* PHY clocks from HDMI_PHY */
|
|
FRATE(CLK_PHYCLK_HDMIPHY_TMDS_CLKO_PHY, "phyclk_hdmiphy_tmds_clko_phy",
|
|
NULL, 0, 300000000),
|
|
FRATE(CLK_PHYCLK_HDMIPHY_PIXEL_CLKO_PHY, "phyclk_hdmiphy_pixel_clko_phy",
|
|
NULL, 0, 166000000),
|
|
};
|
|
|
|
static const struct samsung_mux_clock disp_mux_clks[] __initconst = {
|
|
/* MUX_SEL_DISP0 */
|
|
MUX(CLK_MOUT_DISP_PLL, "mout_disp_pll", mout_disp_pll_p, MUX_SEL_DISP0,
|
|
0, 1),
|
|
|
|
/* MUX_SEL_DISP1 */
|
|
MUX(CLK_MOUT_SCLK_DSIM1_USER, "mout_sclk_dsim1_user",
|
|
mout_sclk_dsim1_user_p, MUX_SEL_DISP1, 28, 1),
|
|
MUX(CLK_MOUT_SCLK_DSIM0_USER, "mout_sclk_dsim0_user",
|
|
mout_sclk_dsim0_user_p, MUX_SEL_DISP1, 24, 1),
|
|
MUX(CLK_MOUT_SCLK_DSD_USER, "mout_sclk_dsd_user", mout_sclk_dsd_user_p,
|
|
MUX_SEL_DISP1, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_ECLK_USER, "mout_sclk_decon_tv_eclk_user",
|
|
mout_sclk_decon_tv_eclk_user_p, MUX_SEL_DISP1, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_VCLK_USER, "mout_sclk_decon_vclk_user",
|
|
mout_sclk_decon_vclk_user_p, MUX_SEL_DISP1, 12, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_ECLK_USER, "mout_sclk_decon_eclk_user",
|
|
mout_sclk_decon_eclk_user_p, MUX_SEL_DISP1, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_VCLK_USER, "mout_sclk_decon_tv_vclk_user",
|
|
mout_sclk_decon_tv_vlkc_user_p, MUX_SEL_DISP1, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_DISP_333_USER, "mout_aclk_disp_333_user",
|
|
mout_aclk_disp_333_user_p, MUX_SEL_DISP1, 0, 1),
|
|
|
|
/* MUX_SEL_DISP2 */
|
|
MUX(CLK_MOUT_PHYCLK_MIPIDPHY1_BITCLKDIV8_USER,
|
|
"mout_phyclk_mipidphy1_bitclkdiv8_user",
|
|
mout_phyclk_mipidphy1_bitclkdiv8_user_p, MUX_SEL_DISP2,
|
|
20, 1),
|
|
MUX(CLK_MOUT_PHYCLK_MIPIDPHY1_RXCLKESC0_USER,
|
|
"mout_phyclk_mipidphy1_rxclkesc0_user",
|
|
mout_phyclk_mipidphy1_rxclkesc0_user_p, MUX_SEL_DISP2,
|
|
16, 1),
|
|
MUX(CLK_MOUT_PHYCLK_MIPIDPHY0_BITCLKDIV8_USER,
|
|
"mout_phyclk_mipidphy0_bitclkdiv8_user",
|
|
mout_phyclk_mipidphy0_bitclkdiv8_user_p, MUX_SEL_DISP2,
|
|
12, 1),
|
|
MUX(CLK_MOUT_PHYCLK_MIPIDPHY0_RXCLKESC0_USER,
|
|
"mout_phyclk_mipidphy0_rxclkesc0_user",
|
|
mout_phyclk_mipidphy0_rxclkesc0_user_p, MUX_SEL_DISP2,
|
|
8, 1),
|
|
MUX(CLK_MOUT_PHYCLK_HDMIPHY_TMDS_CLKO_USER,
|
|
"mout_phyclk_hdmiphy_tmds_clko_user",
|
|
mout_phyclk_hdmiphy_tmds_clko_user_p, MUX_SEL_DISP2,
|
|
4, 1),
|
|
MUX(CLK_MOUT_PHYCLK_HDMIPHY_PIXEL_CLKO_USER,
|
|
"mout_phyclk_hdmiphy_pixel_clko_user",
|
|
mout_phyclk_hdmiphy_pixel_clko_user_p, MUX_SEL_DISP2,
|
|
0, 1),
|
|
|
|
/* MUX_SEL_DISP3 */
|
|
MUX(CLK_MOUT_SCLK_DSIM0, "mout_sclk_dsim0", mout_sclk_dsim0_p,
|
|
MUX_SEL_DISP3, 12, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_ECLK, "mout_sclk_decon_tv_eclk",
|
|
mout_sclk_decon_tv_eclk_p, MUX_SEL_DISP3, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_VCLK, "mout_sclk_decon_vclk",
|
|
mout_sclk_decon_vclk_p, MUX_SEL_DISP3, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_ECLK, "mout_sclk_decon_eclk",
|
|
mout_sclk_decon_eclk_p, MUX_SEL_DISP3, 0, 1),
|
|
|
|
/* MUX_SEL_DISP4 */
|
|
MUX(CLK_MOUT_SCLK_DSIM1_B_DISP, "mout_sclk_dsim1_b_disp",
|
|
mout_sclk_dsim1_b_disp_p, MUX_SEL_DISP4, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_DSIM1_A_DISP, "mout_sclk_dsim1_a_disp",
|
|
mout_sclk_dsim0_p, MUX_SEL_DISP4, 12, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_VCLK_C_DISP,
|
|
"mout_sclk_decon_tv_vclk_c_disp",
|
|
mout_sclk_decon_tv_vclk_c_disp_p, MUX_SEL_DISP4, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_VCLK_B_DISP,
|
|
"mout_sclk_decon_tv_vclk_b_disp",
|
|
mout_sclk_decon_tv_vclk_b_disp_p, MUX_SEL_DISP4, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_DECON_TV_VCLK_A_DISP,
|
|
"mout_sclk_decon_tv_vclk_a_disp",
|
|
mout_sclk_decon_vclk_p, MUX_SEL_DISP4, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock disp_div_clks[] __initconst = {
|
|
/* DIV_DISP */
|
|
DIV(CLK_DIV_SCLK_DSIM1_DISP, "div_sclk_dsim1_disp",
|
|
"mout_sclk_dsim1_b_disp", DIV_DISP, 24, 3),
|
|
DIV(CLK_DIV_SCLK_DECON_TV_VCLK_DISP, "div_sclk_decon_tv_vclk_disp",
|
|
"mout_sclk_decon_tv_vclk_c_disp", DIV_DISP, 20, 3),
|
|
DIV(CLK_DIV_SCLK_DSIM0_DISP, "div_sclk_dsim0_disp", "mout_sclk_dsim0",
|
|
DIV_DISP, 16, 3),
|
|
DIV(CLK_DIV_SCLK_DECON_TV_ECLK_DISP, "div_sclk_decon_tv_eclk_disp",
|
|
"mout_sclk_decon_tv_eclk", DIV_DISP, 12, 3),
|
|
DIV(CLK_DIV_SCLK_DECON_VCLK_DISP, "div_sclk_decon_vclk_disp",
|
|
"mout_sclk_decon_vclk", DIV_DISP, 8, 3),
|
|
DIV(CLK_DIV_SCLK_DECON_ECLK_DISP, "div_sclk_decon_eclk_disp",
|
|
"mout_sclk_decon_eclk", DIV_DISP, 4, 3),
|
|
DIV(CLK_DIV_PCLK_DISP, "div_pclk_disp", "mout_aclk_disp_333_user",
|
|
DIV_DISP, 0, 2),
|
|
};
|
|
|
|
static const struct samsung_gate_clock disp_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_DISP0 */
|
|
GATE(CLK_ACLK_DECON_TV, "aclk_decon_tv", "mout_aclk_disp_333_user",
|
|
ENABLE_ACLK_DISP0, 2, 0, 0),
|
|
GATE(CLK_ACLK_DECON, "aclk_decon", "mout_aclk_disp_333_user",
|
|
ENABLE_ACLK_DISP0, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_DISP1 */
|
|
GATE(CLK_ACLK_SMMU_TV1X, "aclk_smmu_tv1x", "mout_aclk_disp_333_user",
|
|
ENABLE_ACLK_DISP1, 25, 0, 0),
|
|
GATE(CLK_ACLK_SMMU_TV0X, "aclk_smmu_tv0x", "mout_aclk_disp_333_user",
|
|
ENABLE_ACLK_DISP1, 24, 0, 0),
|
|
GATE(CLK_ACLK_SMMU_DECON1X, "aclk_smmu_decon1x",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 23, 0, 0),
|
|
GATE(CLK_ACLK_SMMU_DECON0X, "aclk_smmu_decon0x",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 22, 0, 0),
|
|
GATE(CLK_ACLK_BTS_DECON_TV_M3, "aclk_bts_decon_tv_m3",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 21, 0, 0),
|
|
GATE(CLK_ACLK_BTS_DECON_TV_M2, "aclk_bts_decon_tv_m2",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 20, 0, 0),
|
|
GATE(CLK_ACLK_BTS_DECON_TV_M1, "aclk_bts_decon_tv_m1",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 19, 0, 0),
|
|
GATE(CLK_ACLK_BTS_DECON_TV_M0, "aclk-bts_decon_tv_m0",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 18, 0, 0),
|
|
GATE(CLK_ACLK_BTS_DECON_NM4, "aclk_bts_decon_nm4",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 17, 0, 0),
|
|
GATE(CLK_ACLK_BTS_DECON_NM3, "aclk_bts_decon_nm3",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 16, 0, 0),
|
|
GATE(CLK_ACLK_BTS_DECON_NM2, "aclk_bts_decon_nm2",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 15, 0, 0),
|
|
GATE(CLK_ACLK_BTS_DECON_NM1, "aclk_bts_decon_nm1",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 14, 0, 0),
|
|
GATE(CLK_ACLK_BTS_DECON_NM0, "aclk_bts_decon_nm0",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 13, 0, 0),
|
|
GATE(CLK_ACLK_AHB2APB_DISPSFR2P, "aclk_ahb2apb_dispsfr2p",
|
|
"div_pclk_disp", ENABLE_ACLK_DISP1,
|
|
12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_DISPSFR1P, "aclk_ahb2apb_dispsfr1p",
|
|
"div_pclk_disp", ENABLE_ACLK_DISP1,
|
|
11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_DISPSFR0P, "aclk_ahb2apb_dispsfr0p",
|
|
"div_pclk_disp", ENABLE_ACLK_DISP1,
|
|
10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB_DISPH, "aclk_ahb_disph", "div_pclk_disp",
|
|
ENABLE_ACLK_DISP1, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_TV1X, "aclk_xiu_tv1x", "mout_aclk_disp_333_user",
|
|
ENABLE_ACLK_DISP1, 7, 0, 0),
|
|
GATE(CLK_ACLK_XIU_TV0X, "aclk_xiu_tv0x", "mout_aclk_disp_333_user",
|
|
ENABLE_ACLK_DISP1, 6, 0, 0),
|
|
GATE(CLK_ACLK_XIU_DECON1X, "aclk_xiu_decon1x",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 5, 0, 0),
|
|
GATE(CLK_ACLK_XIU_DECON0X, "aclk_xiu_decon0x",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 4, 0, 0),
|
|
GATE(CLK_ACLK_XIU_DISP1X, "aclk_xiu_disp1x", "mout_aclk_disp_333_user",
|
|
ENABLE_ACLK_DISP1, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_DISPNP_100, "aclk_xiu_dispnp_100", "div_pclk_disp",
|
|
ENABLE_ACLK_DISP1, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DISP1ND_333, "aclk_disp1nd_333",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1, 1,
|
|
CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_DISP0ND_333, "aclk_disp0nd_333",
|
|
"mout_aclk_disp_333_user", ENABLE_ACLK_DISP1,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_DISP */
|
|
GATE(CLK_PCLK_SMMU_TV1X, "pclk_smmu_tv1x", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 23, 0, 0),
|
|
GATE(CLK_PCLK_SMMU_TV0X, "pclk_smmu_tv0x", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 22, 0, 0),
|
|
GATE(CLK_PCLK_SMMU_DECON1X, "pclk_smmu_decon1x", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 21, 0, 0),
|
|
GATE(CLK_PCLK_SMMU_DECON0X, "pclk_smmu_decon0x", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 20, 0, 0),
|
|
GATE(CLK_PCLK_BTS_DECON_TV_M3, "pclk_bts_decon_tv_m3", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 19, 0, 0),
|
|
GATE(CLK_PCLK_BTS_DECON_TV_M2, "pclk_bts_decon_tv_m2", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 18, 0, 0),
|
|
GATE(CLK_PCLK_BTS_DECON_TV_M1, "pclk_bts_decon_tv_m1", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 17, 0, 0),
|
|
GATE(CLK_PCLK_BTS_DECON_TV_M0, "pclk_bts_decon_tv_m0", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 16, 0, 0),
|
|
GATE(CLK_PCLK_BTS_DECONM4, "pclk_bts_deconm4", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 15, 0, 0),
|
|
GATE(CLK_PCLK_BTS_DECONM3, "pclk_bts_deconm3", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 14, 0, 0),
|
|
GATE(CLK_PCLK_BTS_DECONM2, "pclk_bts_deconm2", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 13, 0, 0),
|
|
GATE(CLK_PCLK_BTS_DECONM1, "pclk_bts_deconm1", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 12, 0, 0),
|
|
GATE(CLK_PCLK_BTS_DECONM0, "pclk_bts_deconm0", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 11, 0, 0),
|
|
GATE(CLK_PCLK_MIC1, "pclk_mic1", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 10, 0, 0),
|
|
GATE(CLK_PCLK_PMU_DISP, "pclk_pmu_disp", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_DISP, "pclk_sysreg_disp", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_HDMIPHY, "pclk_hdmiphy", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 7, 0, 0),
|
|
GATE(CLK_PCLK_HDMI, "pclk_hdmi", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 6, 0, 0),
|
|
GATE(CLK_PCLK_MIC0, "pclk_mic0", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 5, 0, 0),
|
|
GATE(CLK_PCLK_DSIM1, "pclk_dsim1", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 3, 0, 0),
|
|
GATE(CLK_PCLK_DSIM0, "pclk_dsim0", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 2, 0, 0),
|
|
GATE(CLK_PCLK_DECON_TV, "pclk_decon_tv", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 1, 0, 0),
|
|
GATE(CLK_PCLK_DECON, "pclk_decon", "div_pclk_disp",
|
|
ENABLE_PCLK_DISP, 0, 0, 0),
|
|
|
|
/* ENABLE_SCLK_DISP */
|
|
GATE(CLK_PHYCLK_MIPIDPHY1_BITCLKDIV8, "phyclk_mipidphy1_bitclkdiv8",
|
|
"mout_phyclk_mipidphy1_bitclkdiv8_user",
|
|
ENABLE_SCLK_DISP, 26, 0, 0),
|
|
GATE(CLK_PHYCLK_MIPIDPHY1_RXCLKESC0, "phyclk_mipidphy1_rxclkesc0",
|
|
"mout_phyclk_mipidphy1_rxclkesc0_user",
|
|
ENABLE_SCLK_DISP, 25, 0, 0),
|
|
GATE(CLK_SCLK_RGB_TV_VCLK_TO_DSIM1, "sclk_rgb_tv_vclk_to_dsim1",
|
|
"sclk_rgb_tv_vclk", ENABLE_SCLK_DISP, 24, 0, 0),
|
|
GATE(CLK_SCLK_RGB_TV_VCLK_TO_MIC1, "sclk_rgb_tv_vclk_to_mic1",
|
|
"sclk_rgb_tv_vclk", ENABLE_SCLK_DISP, 23, 0, 0),
|
|
GATE(CLK_SCLK_DSIM1, "sclk_dsim1", "div_sclk_dsim1_disp",
|
|
ENABLE_SCLK_DISP, 22, 0, 0),
|
|
GATE(CLK_SCLK_DECON_TV_VCLK, "sclk_decon_tv_vclk",
|
|
"div_sclk_decon_tv_vclk_disp",
|
|
ENABLE_SCLK_DISP, 21, 0, 0),
|
|
GATE(CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8, "phyclk_mipidphy0_bitclkdiv8",
|
|
"mout_phyclk_mipidphy0_bitclkdiv8_user",
|
|
ENABLE_SCLK_DISP, 15, 0, 0),
|
|
GATE(CLK_PHYCLK_MIPIDPHY0_RXCLKESC0, "phyclk_mipidphy0_rxclkesc0",
|
|
"mout_phyclk_mipidphy0_rxclkesc0_user",
|
|
ENABLE_SCLK_DISP, 14, 0, 0),
|
|
GATE(CLK_PHYCLK_HDMIPHY_TMDS_CLKO, "phyclk_hdmiphy_tmds_clko",
|
|
"mout_phyclk_hdmiphy_tmds_clko_user",
|
|
ENABLE_SCLK_DISP, 13, 0, 0),
|
|
GATE(CLK_PHYCLK_HDMI_PIXEL, "phyclk_hdmi_pixel",
|
|
"sclk_rgb_tv_vclk", ENABLE_SCLK_DISP, 12, 0, 0),
|
|
GATE(CLK_SCLK_RGB_VCLK_TO_SMIES, "sclk_rgb_vclk_to_smies",
|
|
"sclk_rgb_vclk", ENABLE_SCLK_DISP, 11, 0, 0),
|
|
GATE(CLK_SCLK_RGB_VCLK_TO_DSIM0, "sclk_rgb_vclk_to_dsim0",
|
|
"sclk_rgb_vclk", ENABLE_SCLK_DISP, 9, 0, 0),
|
|
GATE(CLK_SCLK_RGB_VCLK_TO_MIC0, "sclk_rgb_vclk_to_mic0",
|
|
"sclk_rgb_vclk", ENABLE_SCLK_DISP, 8, 0, 0),
|
|
GATE(CLK_SCLK_DSD, "sclk_dsd", "mout_sclk_dsd_user",
|
|
ENABLE_SCLK_DISP, 7, 0, 0),
|
|
GATE(CLK_SCLK_HDMI_SPDIF, "sclk_hdmi_spdif", "sclk_hdmi_spdif_disp",
|
|
ENABLE_SCLK_DISP, 6, 0, 0),
|
|
GATE(CLK_SCLK_DSIM0, "sclk_dsim0", "div_sclk_dsim0_disp",
|
|
ENABLE_SCLK_DISP, 5, 0, 0),
|
|
GATE(CLK_SCLK_DECON_TV_ECLK, "sclk_decon_tv_eclk",
|
|
"div_sclk_decon_tv_eclk_disp",
|
|
ENABLE_SCLK_DISP, 4, 0, 0),
|
|
GATE(CLK_SCLK_DECON_VCLK, "sclk_decon_vclk",
|
|
"div_sclk_decon_vclk_disp", ENABLE_SCLK_DISP, 3, 0, 0),
|
|
GATE(CLK_SCLK_DECON_ECLK, "sclk_decon_eclk",
|
|
"div_sclk_decon_eclk_disp", ENABLE_SCLK_DISP, 2, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info disp_cmu_info __initconst = {
|
|
.pll_clks = disp_pll_clks,
|
|
.nr_pll_clks = ARRAY_SIZE(disp_pll_clks),
|
|
.mux_clks = disp_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(disp_mux_clks),
|
|
.div_clks = disp_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(disp_div_clks),
|
|
.gate_clks = disp_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(disp_gate_clks),
|
|
.fixed_clks = disp_fixed_clks,
|
|
.nr_fixed_clks = ARRAY_SIZE(disp_fixed_clks),
|
|
.fixed_factor_clks = disp_fixed_factor_clks,
|
|
.nr_fixed_factor_clks = ARRAY_SIZE(disp_fixed_factor_clks),
|
|
.nr_clk_ids = DISP_NR_CLK,
|
|
.clk_regs = disp_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(disp_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_disp_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &disp_cmu_info);
|
|
}
|
|
|
|
CLK_OF_DECLARE(exynos5433_cmu_disp, "samsung,exynos5433-cmu-disp",
|
|
exynos5433_cmu_disp_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_AUD
|
|
*/
|
|
#define MUX_SEL_AUD0 0x0200
|
|
#define MUX_SEL_AUD1 0x0204
|
|
#define MUX_ENABLE_AUD0 0x0300
|
|
#define MUX_ENABLE_AUD1 0x0304
|
|
#define MUX_STAT_AUD0 0x0400
|
|
#define DIV_AUD0 0x0600
|
|
#define DIV_AUD1 0x0604
|
|
#define DIV_STAT_AUD0 0x0700
|
|
#define DIV_STAT_AUD1 0x0704
|
|
#define ENABLE_ACLK_AUD 0x0800
|
|
#define ENABLE_PCLK_AUD 0x0900
|
|
#define ENABLE_SCLK_AUD0 0x0a00
|
|
#define ENABLE_SCLK_AUD1 0x0a04
|
|
#define ENABLE_IP_AUD0 0x0b00
|
|
#define ENABLE_IP_AUD1 0x0b04
|
|
|
|
static const unsigned long aud_clk_regs[] __initconst = {
|
|
MUX_SEL_AUD0,
|
|
MUX_SEL_AUD1,
|
|
MUX_ENABLE_AUD0,
|
|
MUX_ENABLE_AUD1,
|
|
DIV_AUD0,
|
|
DIV_AUD1,
|
|
ENABLE_ACLK_AUD,
|
|
ENABLE_PCLK_AUD,
|
|
ENABLE_SCLK_AUD0,
|
|
ENABLE_SCLK_AUD1,
|
|
ENABLE_IP_AUD0,
|
|
ENABLE_IP_AUD1,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_aud_pll_user_aud_p) = { "oscclk", "fout_aud_pll", };
|
|
PNAME(mout_sclk_aud_pcm_p) = { "mout_aud_pll_user", "ioclk_audiocdclk0",};
|
|
|
|
static const struct samsung_fixed_rate_clock aud_fixed_clks[] __initconst = {
|
|
FRATE(0, "ioclk_jtag_tclk", NULL, 0, 33000000),
|
|
FRATE(0, "ioclk_slimbus_clk", NULL, 0, 25000000),
|
|
FRATE(0, "ioclk_i2s_bclk", NULL, 0, 50000000),
|
|
};
|
|
|
|
static const struct samsung_mux_clock aud_mux_clks[] __initconst = {
|
|
/* MUX_SEL_AUD0 */
|
|
MUX(CLK_MOUT_AUD_PLL_USER, "mout_aud_pll_user",
|
|
mout_aud_pll_user_aud_p, MUX_SEL_AUD0, 0, 1),
|
|
|
|
/* MUX_SEL_AUD1 */
|
|
MUX(CLK_MOUT_SCLK_AUD_PCM, "mout_sclk_aud_pcm", mout_sclk_aud_pcm_p,
|
|
MUX_SEL_AUD1, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_AUD_I2S, "mout_sclk_aud_i2s", mout_sclk_aud_pcm_p,
|
|
MUX_SEL_AUD1, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock aud_div_clks[] __initconst = {
|
|
/* DIV_AUD0 */
|
|
DIV(CLK_DIV_ATCLK_AUD, "div_atclk_aud", "div_aud_ca5", DIV_AUD0,
|
|
12, 4),
|
|
DIV(CLK_DIV_PCLK_DBG_AUD, "div_pclk_dbg_aud", "div_aud_ca5", DIV_AUD0,
|
|
8, 4),
|
|
DIV(CLK_DIV_ACLK_AUD, "div_aclk_aud", "div_aud_ca5", DIV_AUD0,
|
|
4, 4),
|
|
DIV(CLK_DIV_AUD_CA5, "div_aud_ca5", "mout_aud_pll_user", DIV_AUD0,
|
|
0, 4),
|
|
|
|
/* DIV_AUD1 */
|
|
DIV(CLK_DIV_SCLK_AUD_SLIMBUS, "div_sclk_aud_slimbus",
|
|
"mout_aud_pll_user", DIV_AUD1, 16, 5),
|
|
DIV(CLK_DIV_SCLK_AUD_UART, "div_sclk_aud_uart", "mout_aud_pll_user",
|
|
DIV_AUD1, 12, 4),
|
|
DIV(CLK_DIV_SCLK_AUD_PCM, "div_sclk_aud_pcm", "mout_sclk_aud_pcm",
|
|
DIV_AUD1, 4, 8),
|
|
DIV(CLK_DIV_SCLK_AUD_I2S, "div_sclk_aud_i2s", "mout_sclk_aud_i2s",
|
|
DIV_AUD1, 0, 4),
|
|
};
|
|
|
|
static const struct samsung_gate_clock aud_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_AUD */
|
|
GATE(CLK_ACLK_INTR_CTRL, "aclk_intr_ctrl", "div_aclk_aud",
|
|
ENABLE_ACLK_AUD, 12, 0, 0),
|
|
GATE(CLK_ACLK_SMMU_LPASSX, "aclk_smmu_lpassx", "div_aclk_aud",
|
|
ENABLE_ACLK_AUD, 7, 0, 0),
|
|
GATE(CLK_ACLK_XIU_LPASSX, "aclk_xiu_lpassx", "div_aclk_aud",
|
|
ENABLE_ACLK_AUD, 0, 4, 0),
|
|
GATE(CLK_ACLK_AUDNP_133, "aclk_audnp_133", "div_aclk_aud",
|
|
ENABLE_ACLK_AUD, 0, 3, 0),
|
|
GATE(CLK_ACLK_AUDND_133, "aclk_audnd_133", "div_aclk_aud",
|
|
ENABLE_ACLK_AUD, 0, 2, 0),
|
|
GATE(CLK_ACLK_SRAMC, "aclk_sramc", "div_aclk_aud", ENABLE_ACLK_AUD,
|
|
0, 1, 0),
|
|
GATE(CLK_ACLK_DMAC, "aclk_dmac", "div_aclk_aud", ENABLE_ACLK_AUD,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_AUD */
|
|
GATE(CLK_PCLK_WDT1, "pclk_wdt1", "div_aclk_aud", ENABLE_PCLK_AUD,
|
|
13, 0, 0),
|
|
GATE(CLK_PCLK_WDT0, "pclk_wdt0", "div_aclk_aud", ENABLE_PCLK_AUD,
|
|
12, 0, 0),
|
|
GATE(CLK_PCLK_SFR1, "pclk_sfr1", "div_aclk_aud", ENABLE_PCLK_AUD,
|
|
11, 0, 0),
|
|
GATE(CLK_PCLK_SMMU_LPASSX, "pclk_smmu_lpassx", "div_aclk_aud",
|
|
ENABLE_PCLK_AUD, 10, 0, 0),
|
|
GATE(CLK_PCLK_GPIO_AUD, "pclk_gpio_aud", "div_aclk_aud",
|
|
ENABLE_PCLK_AUD, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PMU_AUD, "pclk_pmu_aud", "div_aclk_aud",
|
|
ENABLE_PCLK_AUD, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_AUD, "pclk_sysreg_aud", "div_aclk_aud",
|
|
ENABLE_PCLK_AUD, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_AUD_SLIMBUS, "pclk_aud_slimbus", "div_aclk_aud",
|
|
ENABLE_PCLK_AUD, 6, 0, 0),
|
|
GATE(CLK_PCLK_AUD_UART, "pclk_aud_uart", "div_aclk_aud",
|
|
ENABLE_PCLK_AUD, 5, 0, 0),
|
|
GATE(CLK_PCLK_AUD_PCM, "pclk_aud_pcm", "div_aclk_aud",
|
|
ENABLE_PCLK_AUD, 4, 0, 0),
|
|
GATE(CLK_PCLK_AUD_I2S, "pclk_aud_i2s", "div_aclk_aud",
|
|
ENABLE_PCLK_AUD, 3, 0, 0),
|
|
GATE(CLK_PCLK_TIMER, "pclk_timer", "div_aclk_aud", ENABLE_PCLK_AUD,
|
|
2, 0, 0),
|
|
GATE(CLK_PCLK_SFR0_CTRL, "pclk_sfr0_ctrl", "div_aclk_aud",
|
|
ENABLE_PCLK_AUD, 0, 0, 0),
|
|
|
|
/* ENABLE_SCLK_AUD0 */
|
|
GATE(CLK_ATCLK_AUD, "atclk_aud", "div_atclk_aud", ENABLE_SCLK_AUD0,
|
|
2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_DBG_AUD, "pclk_dbg_aud", "div_pclk_dbg_aud",
|
|
ENABLE_SCLK_AUD0, 1, 0, 0),
|
|
GATE(CLK_SCLK_AUD_CA5, "sclk_aud_ca5", "div_aud_ca5", ENABLE_SCLK_AUD0,
|
|
0, 0, 0),
|
|
|
|
/* ENABLE_SCLK_AUD1 */
|
|
GATE(CLK_SCLK_JTAG_TCK, "sclk_jtag_tck", "ioclk_jtag_tclk",
|
|
ENABLE_SCLK_AUD1, 6, 0, 0),
|
|
GATE(CLK_SCLK_SLIMBUS_CLKIN, "sclk_slimbus_clkin", "ioclk_slimbus_clk",
|
|
ENABLE_SCLK_AUD1, 5, 0, 0),
|
|
GATE(CLK_SCLK_AUD_SLIMBUS, "sclk_aud_slimbus", "div_sclk_aud_slimbus",
|
|
ENABLE_SCLK_AUD1, 4, 0, 0),
|
|
GATE(CLK_SCLK_AUD_UART, "sclk_aud_uart", "div_sclk_aud_uart",
|
|
ENABLE_SCLK_AUD1, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_AUD_PCM, "sclk_aud_pcm", "div_sclk_aud_pcm",
|
|
ENABLE_SCLK_AUD1, 2, 0, 0),
|
|
GATE(CLK_SCLK_I2S_BCLK, "sclk_i2s_bclk", "ioclk_i2s_bclk",
|
|
ENABLE_SCLK_AUD1, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_AUD_I2S, "sclk_aud_i2s", "div_sclk_aud_i2s",
|
|
ENABLE_SCLK_AUD1, 0, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info aud_cmu_info __initconst = {
|
|
.mux_clks = aud_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(aud_mux_clks),
|
|
.div_clks = aud_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(aud_div_clks),
|
|
.gate_clks = aud_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(aud_gate_clks),
|
|
.fixed_clks = aud_fixed_clks,
|
|
.nr_fixed_clks = ARRAY_SIZE(aud_fixed_clks),
|
|
.nr_clk_ids = AUD_NR_CLK,
|
|
.clk_regs = aud_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(aud_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_aud_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &aud_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_aud, "samsung,exynos5433-cmu-aud",
|
|
exynos5433_cmu_aud_init);
|
|
|
|
|
|
/*
|
|
* Register offset definitions for CMU_BUS{0|1|2}
|
|
*/
|
|
#define DIV_BUS 0x0600
|
|
#define DIV_STAT_BUS 0x0700
|
|
#define ENABLE_ACLK_BUS 0x0800
|
|
#define ENABLE_PCLK_BUS 0x0900
|
|
#define ENABLE_IP_BUS0 0x0b00
|
|
#define ENABLE_IP_BUS1 0x0b04
|
|
|
|
#define MUX_SEL_BUS2 0x0200 /* Only for CMU_BUS2 */
|
|
#define MUX_ENABLE_BUS2 0x0300 /* Only for CMU_BUS2 */
|
|
#define MUX_STAT_BUS2 0x0400 /* Only for CMU_BUS2 */
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_aclk_bus2_400_p) = { "oscclk", "aclk_bus2_400", };
|
|
|
|
#define CMU_BUS_COMMON_CLK_REGS \
|
|
DIV_BUS, \
|
|
ENABLE_ACLK_BUS, \
|
|
ENABLE_PCLK_BUS, \
|
|
ENABLE_IP_BUS0, \
|
|
ENABLE_IP_BUS1
|
|
|
|
static const unsigned long bus01_clk_regs[] __initconst = {
|
|
CMU_BUS_COMMON_CLK_REGS,
|
|
};
|
|
|
|
static const unsigned long bus2_clk_regs[] __initconst = {
|
|
MUX_SEL_BUS2,
|
|
MUX_ENABLE_BUS2,
|
|
CMU_BUS_COMMON_CLK_REGS,
|
|
};
|
|
|
|
static const struct samsung_div_clock bus0_div_clks[] __initconst = {
|
|
/* DIV_BUS0 */
|
|
DIV(CLK_DIV_PCLK_BUS_133, "div_pclk_bus0_133", "aclk_bus0_400",
|
|
DIV_BUS, 0, 3),
|
|
};
|
|
|
|
/* CMU_BUS0 clocks */
|
|
static const struct samsung_gate_clock bus0_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_BUS0 */
|
|
GATE(CLK_ACLK_AHB2APB_BUSP, "aclk_ahb2apb_bus0p", "div_pclk_bus0_133",
|
|
ENABLE_ACLK_BUS, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BUSNP_133, "aclk_bus0np_133", "div_pclk_bus0_133",
|
|
ENABLE_ACLK_BUS, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BUSND_400, "aclk_bus0nd_400", "aclk_bus0_400",
|
|
ENABLE_ACLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_BUS0 */
|
|
GATE(CLK_PCLK_BUSSRVND_133, "pclk_bus0srvnd_133", "div_pclk_bus0_133",
|
|
ENABLE_PCLK_BUS, 2, 0, 0),
|
|
GATE(CLK_PCLK_PMU_BUS, "pclk_pmu_bus0", "div_pclk_bus0_133",
|
|
ENABLE_PCLK_BUS, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_BUS, "pclk_sysreg_bus0", "div_pclk_bus0_133",
|
|
ENABLE_PCLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
/* CMU_BUS1 clocks */
|
|
static const struct samsung_div_clock bus1_div_clks[] __initconst = {
|
|
/* DIV_BUS1 */
|
|
DIV(CLK_DIV_PCLK_BUS_133, "div_pclk_bus1_133", "aclk_bus1_400",
|
|
DIV_BUS, 0, 3),
|
|
};
|
|
|
|
static const struct samsung_gate_clock bus1_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_BUS1 */
|
|
GATE(CLK_ACLK_AHB2APB_BUSP, "aclk_ahb2apb_bus1p", "div_pclk_bus1_133",
|
|
ENABLE_ACLK_BUS, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BUSNP_133, "aclk_bus1np_133", "div_pclk_bus1_133",
|
|
ENABLE_ACLK_BUS, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BUSND_400, "aclk_bus1nd_400", "aclk_bus1_400",
|
|
ENABLE_ACLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_BUS1 */
|
|
GATE(CLK_PCLK_BUSSRVND_133, "pclk_bus1srvnd_133", "div_pclk_bus1_133",
|
|
ENABLE_PCLK_BUS, 2, 0, 0),
|
|
GATE(CLK_PCLK_PMU_BUS, "pclk_pmu_bus1", "div_pclk_bus1_133",
|
|
ENABLE_PCLK_BUS, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_BUS, "pclk_sysreg_bus1", "div_pclk_bus1_133",
|
|
ENABLE_PCLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
/* CMU_BUS2 clocks */
|
|
static const struct samsung_mux_clock bus2_mux_clks[] __initconst = {
|
|
/* MUX_SEL_BUS2 */
|
|
MUX(CLK_MOUT_ACLK_BUS2_400_USER, "mout_aclk_bus2_400_user",
|
|
mout_aclk_bus2_400_p, MUX_SEL_BUS2, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock bus2_div_clks[] __initconst = {
|
|
/* DIV_BUS2 */
|
|
DIV(CLK_DIV_PCLK_BUS_133, "div_pclk_bus2_133",
|
|
"mout_aclk_bus2_400_user", DIV_BUS, 0, 3),
|
|
};
|
|
|
|
static const struct samsung_gate_clock bus2_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_BUS2 */
|
|
GATE(CLK_ACLK_AHB2APB_BUSP, "aclk_ahb2apb_bus2p", "div_pclk_bus2_133",
|
|
ENABLE_ACLK_BUS, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BUSNP_133, "aclk_bus2np_133", "div_pclk_bus2_133",
|
|
ENABLE_ACLK_BUS, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BUS2BEND_400, "aclk_bus2bend_400",
|
|
"mout_aclk_bus2_400_user", ENABLE_ACLK_BUS,
|
|
1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BUS2RTND_400, "aclk_bus2rtnd_400",
|
|
"mout_aclk_bus2_400_user", ENABLE_ACLK_BUS,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_BUS2 */
|
|
GATE(CLK_PCLK_BUSSRVND_133, "pclk_bus2srvnd_133", "div_pclk_bus2_133",
|
|
ENABLE_PCLK_BUS, 2, 0, 0),
|
|
GATE(CLK_PCLK_PMU_BUS, "pclk_pmu_bus2", "div_pclk_bus2_133",
|
|
ENABLE_PCLK_BUS, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_BUS, "pclk_sysreg_bus2", "div_pclk_bus2_133",
|
|
ENABLE_PCLK_BUS, 0, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
#define CMU_BUS_INFO_CLKS(id) \
|
|
.div_clks = bus##id##_div_clks, \
|
|
.nr_div_clks = ARRAY_SIZE(bus##id##_div_clks), \
|
|
.gate_clks = bus##id##_gate_clks, \
|
|
.nr_gate_clks = ARRAY_SIZE(bus##id##_gate_clks), \
|
|
.nr_clk_ids = BUSx_NR_CLK
|
|
|
|
static const struct samsung_cmu_info bus0_cmu_info __initconst = {
|
|
CMU_BUS_INFO_CLKS(0),
|
|
.clk_regs = bus01_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(bus01_clk_regs),
|
|
};
|
|
|
|
static const struct samsung_cmu_info bus1_cmu_info __initconst = {
|
|
CMU_BUS_INFO_CLKS(1),
|
|
.clk_regs = bus01_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(bus01_clk_regs),
|
|
};
|
|
|
|
static const struct samsung_cmu_info bus2_cmu_info __initconst = {
|
|
CMU_BUS_INFO_CLKS(2),
|
|
.mux_clks = bus2_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(bus2_mux_clks),
|
|
.clk_regs = bus2_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(bus2_clk_regs),
|
|
};
|
|
|
|
#define exynos5433_cmu_bus_init(id) \
|
|
static void __init exynos5433_cmu_bus##id##_init(struct device_node *np)\
|
|
{ \
|
|
samsung_cmu_register_one(np, &bus##id##_cmu_info); \
|
|
} \
|
|
CLK_OF_DECLARE(exynos5433_cmu_bus##id, \
|
|
"samsung,exynos5433-cmu-bus"#id, \
|
|
exynos5433_cmu_bus##id##_init)
|
|
|
|
exynos5433_cmu_bus_init(0);
|
|
exynos5433_cmu_bus_init(1);
|
|
exynos5433_cmu_bus_init(2);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_G3D
|
|
*/
|
|
#define G3D_PLL_LOCK 0x0000
|
|
#define G3D_PLL_CON0 0x0100
|
|
#define G3D_PLL_CON1 0x0104
|
|
#define G3D_PLL_FREQ_DET 0x010c
|
|
#define MUX_SEL_G3D 0x0200
|
|
#define MUX_ENABLE_G3D 0x0300
|
|
#define MUX_STAT_G3D 0x0400
|
|
#define DIV_G3D 0x0600
|
|
#define DIV_G3D_PLL_FREQ_DET 0x0604
|
|
#define DIV_STAT_G3D 0x0700
|
|
#define DIV_STAT_G3D_PLL_FREQ_DET 0x0704
|
|
#define ENABLE_ACLK_G3D 0x0800
|
|
#define ENABLE_PCLK_G3D 0x0900
|
|
#define ENABLE_SCLK_G3D 0x0a00
|
|
#define ENABLE_IP_G3D0 0x0b00
|
|
#define ENABLE_IP_G3D1 0x0b04
|
|
#define CLKOUT_CMU_G3D 0x0c00
|
|
#define CLKOUT_CMU_G3D_DIV_STAT 0x0c04
|
|
#define CLK_STOPCTRL 0x1000
|
|
|
|
static const unsigned long g3d_clk_regs[] __initconst = {
|
|
G3D_PLL_LOCK,
|
|
G3D_PLL_CON0,
|
|
G3D_PLL_CON1,
|
|
G3D_PLL_FREQ_DET,
|
|
MUX_SEL_G3D,
|
|
MUX_ENABLE_G3D,
|
|
DIV_G3D,
|
|
DIV_G3D_PLL_FREQ_DET,
|
|
ENABLE_ACLK_G3D,
|
|
ENABLE_PCLK_G3D,
|
|
ENABLE_SCLK_G3D,
|
|
ENABLE_IP_G3D0,
|
|
ENABLE_IP_G3D1,
|
|
CLKOUT_CMU_G3D,
|
|
CLKOUT_CMU_G3D_DIV_STAT,
|
|
CLK_STOPCTRL,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_aclk_g3d_400_p) = { "mout_g3d_pll", "aclk_g3d_400", };
|
|
PNAME(mout_g3d_pll_p) = { "oscclk", "fout_g3d_pll", };
|
|
|
|
static const struct samsung_pll_clock g3d_pll_clks[] __initconst = {
|
|
PLL(pll_35xx, CLK_FOUT_G3D_PLL, "fout_g3d_pll", "oscclk",
|
|
G3D_PLL_LOCK, G3D_PLL_CON0, exynos5433_pll_rates),
|
|
};
|
|
|
|
static const struct samsung_mux_clock g3d_mux_clks[] __initconst = {
|
|
/* MUX_SEL_G3D */
|
|
MUX_F(CLK_MOUT_ACLK_G3D_400, "mout_aclk_g3d_400", mout_aclk_g3d_400_p,
|
|
MUX_SEL_G3D, 8, 1, CLK_SET_RATE_PARENT, 0),
|
|
MUX_F(CLK_MOUT_G3D_PLL, "mout_g3d_pll", mout_g3d_pll_p,
|
|
MUX_SEL_G3D, 0, 1, CLK_SET_RATE_PARENT, 0),
|
|
};
|
|
|
|
static const struct samsung_div_clock g3d_div_clks[] __initconst = {
|
|
/* DIV_G3D */
|
|
DIV(CLK_DIV_SCLK_HPM_G3D, "div_sclk_hpm_g3d", "mout_g3d_pll", DIV_G3D,
|
|
8, 2),
|
|
DIV(CLK_DIV_PCLK_G3D, "div_pclk_g3d", "div_aclk_g3d", DIV_G3D,
|
|
4, 3),
|
|
DIV_F(CLK_DIV_ACLK_G3D, "div_aclk_g3d", "mout_aclk_g3d_400", DIV_G3D,
|
|
0, 3, CLK_SET_RATE_PARENT, 0),
|
|
};
|
|
|
|
static const struct samsung_gate_clock g3d_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_G3D */
|
|
GATE(CLK_ACLK_BTS_G3D1, "aclk_bts_g3d1", "div_aclk_g3d",
|
|
ENABLE_ACLK_G3D, 7, 0, 0),
|
|
GATE(CLK_ACLK_BTS_G3D0, "aclk_bts_g3d0", "div_aclk_g3d",
|
|
ENABLE_ACLK_G3D, 6, 0, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBS_G3D, "aclk_asyncapbs_g3d", "div_pclk_g3d",
|
|
ENABLE_ACLK_G3D, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBM_G3D, "aclk_asyncapbm_g3d", "div_aclk_g3d",
|
|
ENABLE_ACLK_G3D, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_G3DP, "aclk_ahb2apb_g3dp", "div_pclk_g3d",
|
|
ENABLE_ACLK_G3D, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_G3DNP_150, "aclk_g3dnp_150", "div_pclk_g3d",
|
|
ENABLE_ACLK_G3D, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_G3DND_600, "aclk_g3dnd_600", "div_aclk_g3d",
|
|
ENABLE_ACLK_G3D, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_G3D, "aclk_g3d", "div_aclk_g3d",
|
|
ENABLE_ACLK_G3D, 0, CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* ENABLE_PCLK_G3D */
|
|
GATE(CLK_PCLK_BTS_G3D1, "pclk_bts_g3d1", "div_pclk_g3d",
|
|
ENABLE_PCLK_G3D, 3, 0, 0),
|
|
GATE(CLK_PCLK_BTS_G3D0, "pclk_bts_g3d0", "div_pclk_g3d",
|
|
ENABLE_PCLK_G3D, 2, 0, 0),
|
|
GATE(CLK_PCLK_PMU_G3D, "pclk_pmu_g3d", "div_pclk_g3d",
|
|
ENABLE_PCLK_G3D, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_G3D, "pclk_sysreg_g3d", "div_pclk_g3d",
|
|
ENABLE_PCLK_G3D, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_G3D */
|
|
GATE(CLK_SCLK_HPM_G3D, "sclk_hpm_g3d", "div_sclk_hpm_g3d",
|
|
ENABLE_SCLK_G3D, 0, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info g3d_cmu_info __initconst = {
|
|
.pll_clks = g3d_pll_clks,
|
|
.nr_pll_clks = ARRAY_SIZE(g3d_pll_clks),
|
|
.mux_clks = g3d_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(g3d_mux_clks),
|
|
.div_clks = g3d_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(g3d_div_clks),
|
|
.gate_clks = g3d_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(g3d_gate_clks),
|
|
.nr_clk_ids = G3D_NR_CLK,
|
|
.clk_regs = g3d_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(g3d_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_g3d_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &g3d_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_g3d, "samsung,exynos5433-cmu-g3d",
|
|
exynos5433_cmu_g3d_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_GSCL
|
|
*/
|
|
#define MUX_SEL_GSCL 0x0200
|
|
#define MUX_ENABLE_GSCL 0x0300
|
|
#define MUX_STAT_GSCL 0x0400
|
|
#define ENABLE_ACLK_GSCL 0x0800
|
|
#define ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL0 0x0804
|
|
#define ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL1 0x0808
|
|
#define ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL2 0x080c
|
|
#define ENABLE_PCLK_GSCL 0x0900
|
|
#define ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL0 0x0904
|
|
#define ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL1 0x0908
|
|
#define ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL2 0x090c
|
|
#define ENABLE_IP_GSCL0 0x0b00
|
|
#define ENABLE_IP_GSCL1 0x0b04
|
|
#define ENABLE_IP_GSCL_SECURE_SMMU_GSCL0 0x0b08
|
|
#define ENABLE_IP_GSCL_SECURE_SMMU_GSCL1 0x0b0c
|
|
#define ENABLE_IP_GSCL_SECURE_SMMU_GSCL2 0x0b10
|
|
|
|
static const unsigned long gscl_clk_regs[] __initconst = {
|
|
MUX_SEL_GSCL,
|
|
MUX_ENABLE_GSCL,
|
|
ENABLE_ACLK_GSCL,
|
|
ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL0,
|
|
ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL1,
|
|
ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL2,
|
|
ENABLE_PCLK_GSCL,
|
|
ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL0,
|
|
ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL1,
|
|
ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL2,
|
|
ENABLE_IP_GSCL0,
|
|
ENABLE_IP_GSCL1,
|
|
ENABLE_IP_GSCL_SECURE_SMMU_GSCL0,
|
|
ENABLE_IP_GSCL_SECURE_SMMU_GSCL1,
|
|
ENABLE_IP_GSCL_SECURE_SMMU_GSCL2,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(aclk_gscl_111_user_p) = { "oscclk", "aclk_gscl_111", };
|
|
PNAME(aclk_gscl_333_user_p) = { "oscclk", "aclk_gscl_333", };
|
|
|
|
static const struct samsung_mux_clock gscl_mux_clks[] __initconst = {
|
|
/* MUX_SEL_GSCL */
|
|
MUX(CLK_MOUT_ACLK_GSCL_111_USER, "mout_aclk_gscl_111_user",
|
|
aclk_gscl_111_user_p, MUX_SEL_GSCL, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_GSCL_333_USER, "mout_aclk_gscl_333_user",
|
|
aclk_gscl_333_user_p, MUX_SEL_GSCL, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_gate_clock gscl_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_GSCL */
|
|
GATE(CLK_ACLK_BTS_GSCL2, "aclk_bts_gscl2", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL, 11, 0, 0),
|
|
GATE(CLK_ACLK_BTS_GSCL1, "aclk_bts_gscl1", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL, 10, 0, 0),
|
|
GATE(CLK_ACLK_BTS_GSCL0, "aclk_bts_gscl0", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL, 9, 0, 0),
|
|
GATE(CLK_ACLK_AHB2APB_GSCLP, "aclk_ahb2apb_gsclp",
|
|
"mout_aclk_gscl_111_user", ENABLE_ACLK_GSCL,
|
|
8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_GSCLX, "aclk_xiu_gsclx", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL, 7, 0, 0),
|
|
GATE(CLK_ACLK_GSCLNP_111, "aclk_gsclnp_111", "mout_aclk_gscl_111_user",
|
|
ENABLE_ACLK_GSCL, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_GSCLRTND_333, "aclk_gsclrtnd_333",
|
|
"mout_aclk_gscl_333_user", ENABLE_ACLK_GSCL, 5,
|
|
CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_GSCLBEND_333, "aclk_gsclbend_333",
|
|
"mout_aclk_gscl_333_user", ENABLE_ACLK_GSCL, 4,
|
|
CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_GSD, "aclk_gsd", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL, 3, 0, 0),
|
|
GATE(CLK_ACLK_GSCL2, "aclk_gscl2", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL, 2, 0, 0),
|
|
GATE(CLK_ACLK_GSCL1, "aclk_gscl1", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL, 1, 0, 0),
|
|
GATE(CLK_ACLK_GSCL0, "aclk_gscl0", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL0 */
|
|
GATE(CLK_ACLK_SMMU_GSCL0, "aclk_smmu_gscl0", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL0, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL1 */
|
|
GATE(CLK_ACLK_SMMU_GSCL1, "aclk_smmu_gscl1", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL1, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL2 */
|
|
GATE(CLK_ACLK_SMMU_GSCL2, "aclk_smmu_gscl2", "mout_aclk_gscl_333_user",
|
|
ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL2, 0, 0, 0),
|
|
|
|
/* ENABLE_PCLK_GSCL */
|
|
GATE(CLK_PCLK_BTS_GSCL2, "pclk_bts_gscl2", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL, 7, 0, 0),
|
|
GATE(CLK_PCLK_BTS_GSCL1, "pclk_bts_gscl1", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL, 6, 0, 0),
|
|
GATE(CLK_PCLK_BTS_GSCL0, "pclk_bts_gscl0", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL, 5, 0, 0),
|
|
GATE(CLK_PCLK_PMU_GSCL, "pclk_pmu_gscl", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_GSCL, "pclk_sysreg_gscl",
|
|
"mout_aclk_gscl_111_user", ENABLE_PCLK_GSCL,
|
|
3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_GSCL2, "pclk_gscl2", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL, 2, 0, 0),
|
|
GATE(CLK_PCLK_GSCL1, "pclk_gscl1", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL, 1, 0, 0),
|
|
GATE(CLK_PCLK_GSCL0, "pclk_gscl0", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL, 0, 0, 0),
|
|
|
|
/* ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL0 */
|
|
GATE(CLK_PCLK_SMMU_GSCL0, "pclk_smmu_gscl0", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL0, 0, 0, 0),
|
|
|
|
/* ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL1 */
|
|
GATE(CLK_PCLK_SMMU_GSCL1, "pclk_smmu_gscl1", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL1, 0, 0, 0),
|
|
|
|
/* ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL2 */
|
|
GATE(CLK_PCLK_SMMU_GSCL2, "pclk_smmu_gscl2", "mout_aclk_gscl_111_user",
|
|
ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL2, 0, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info gscl_cmu_info __initconst = {
|
|
.mux_clks = gscl_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(gscl_mux_clks),
|
|
.gate_clks = gscl_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(gscl_gate_clks),
|
|
.nr_clk_ids = GSCL_NR_CLK,
|
|
.clk_regs = gscl_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(gscl_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_gscl_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &gscl_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_gscl, "samsung,exynos5433-cmu-gscl",
|
|
exynos5433_cmu_gscl_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_APOLLO
|
|
*/
|
|
#define APOLLO_PLL_LOCK 0x0000
|
|
#define APOLLO_PLL_CON0 0x0100
|
|
#define APOLLO_PLL_CON1 0x0104
|
|
#define APOLLO_PLL_FREQ_DET 0x010c
|
|
#define MUX_SEL_APOLLO0 0x0200
|
|
#define MUX_SEL_APOLLO1 0x0204
|
|
#define MUX_SEL_APOLLO2 0x0208
|
|
#define MUX_ENABLE_APOLLO0 0x0300
|
|
#define MUX_ENABLE_APOLLO1 0x0304
|
|
#define MUX_ENABLE_APOLLO2 0x0308
|
|
#define MUX_STAT_APOLLO0 0x0400
|
|
#define MUX_STAT_APOLLO1 0x0404
|
|
#define MUX_STAT_APOLLO2 0x0408
|
|
#define DIV_APOLLO0 0x0600
|
|
#define DIV_APOLLO1 0x0604
|
|
#define DIV_APOLLO_PLL_FREQ_DET 0x0608
|
|
#define DIV_STAT_APOLLO0 0x0700
|
|
#define DIV_STAT_APOLLO1 0x0704
|
|
#define DIV_STAT_APOLLO_PLL_FREQ_DET 0x0708
|
|
#define ENABLE_ACLK_APOLLO 0x0800
|
|
#define ENABLE_PCLK_APOLLO 0x0900
|
|
#define ENABLE_SCLK_APOLLO 0x0a00
|
|
#define ENABLE_IP_APOLLO0 0x0b00
|
|
#define ENABLE_IP_APOLLO1 0x0b04
|
|
#define CLKOUT_CMU_APOLLO 0x0c00
|
|
#define CLKOUT_CMU_APOLLO_DIV_STAT 0x0c04
|
|
#define ARMCLK_STOPCTRL 0x1000
|
|
#define APOLLO_PWR_CTRL 0x1020
|
|
#define APOLLO_PWR_CTRL2 0x1024
|
|
#define APOLLO_INTR_SPREAD_ENABLE 0x1080
|
|
#define APOLLO_INTR_SPREAD_USE_STANDBYWFI 0x1084
|
|
#define APOLLO_INTR_SPREAD_BLOCKING_DURATION 0x1088
|
|
|
|
static const unsigned long apollo_clk_regs[] __initconst = {
|
|
APOLLO_PLL_LOCK,
|
|
APOLLO_PLL_CON0,
|
|
APOLLO_PLL_CON1,
|
|
APOLLO_PLL_FREQ_DET,
|
|
MUX_SEL_APOLLO0,
|
|
MUX_SEL_APOLLO1,
|
|
MUX_SEL_APOLLO2,
|
|
MUX_ENABLE_APOLLO0,
|
|
MUX_ENABLE_APOLLO1,
|
|
MUX_ENABLE_APOLLO2,
|
|
DIV_APOLLO0,
|
|
DIV_APOLLO1,
|
|
DIV_APOLLO_PLL_FREQ_DET,
|
|
ENABLE_ACLK_APOLLO,
|
|
ENABLE_PCLK_APOLLO,
|
|
ENABLE_SCLK_APOLLO,
|
|
ENABLE_IP_APOLLO0,
|
|
ENABLE_IP_APOLLO1,
|
|
CLKOUT_CMU_APOLLO,
|
|
CLKOUT_CMU_APOLLO_DIV_STAT,
|
|
ARMCLK_STOPCTRL,
|
|
APOLLO_PWR_CTRL,
|
|
APOLLO_PWR_CTRL2,
|
|
APOLLO_INTR_SPREAD_ENABLE,
|
|
APOLLO_INTR_SPREAD_USE_STANDBYWFI,
|
|
APOLLO_INTR_SPREAD_BLOCKING_DURATION,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_apollo_pll_p) = { "oscclk", "fout_apollo_pll", };
|
|
PNAME(mout_bus_pll_apollo_user_p) = { "oscclk", "sclk_bus_pll_apollo", };
|
|
PNAME(mout_apollo_p) = { "mout_apollo_pll",
|
|
"mout_bus_pll_apollo_user", };
|
|
|
|
static const struct samsung_pll_clock apollo_pll_clks[] __initconst = {
|
|
PLL(pll_35xx, CLK_FOUT_APOLLO_PLL, "fout_apollo_pll", "oscclk",
|
|
APOLLO_PLL_LOCK, APOLLO_PLL_CON0, exynos5433_pll_rates),
|
|
};
|
|
|
|
static const struct samsung_mux_clock apollo_mux_clks[] __initconst = {
|
|
/* MUX_SEL_APOLLO0 */
|
|
MUX_F(CLK_MOUT_APOLLO_PLL, "mout_apollo_pll", mout_apollo_pll_p,
|
|
MUX_SEL_APOLLO0, 0, 1, CLK_SET_RATE_PARENT |
|
|
CLK_RECALC_NEW_RATES, 0),
|
|
|
|
/* MUX_SEL_APOLLO1 */
|
|
MUX(CLK_MOUT_BUS_PLL_APOLLO_USER, "mout_bus_pll_apollo_user",
|
|
mout_bus_pll_apollo_user_p, MUX_SEL_APOLLO1, 0, 1),
|
|
|
|
/* MUX_SEL_APOLLO2 */
|
|
MUX_F(CLK_MOUT_APOLLO, "mout_apollo", mout_apollo_p, MUX_SEL_APOLLO2,
|
|
0, 1, CLK_SET_RATE_PARENT, 0),
|
|
};
|
|
|
|
static const struct samsung_div_clock apollo_div_clks[] __initconst = {
|
|
/* DIV_APOLLO0 */
|
|
DIV_F(CLK_DIV_CNTCLK_APOLLO, "div_cntclk_apollo", "div_apollo2",
|
|
DIV_APOLLO0, 24, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_PCLK_DBG_APOLLO, "div_pclk_dbg_apollo", "div_apollo2",
|
|
DIV_APOLLO0, 20, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_ATCLK_APOLLO, "div_atclk_apollo", "div_apollo2",
|
|
DIV_APOLLO0, 16, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_PCLK_APOLLO, "div_pclk_apollo", "div_apollo2",
|
|
DIV_APOLLO0, 12, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_ACLK_APOLLO, "div_aclk_apollo", "div_apollo2",
|
|
DIV_APOLLO0, 8, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_APOLLO2, "div_apollo2", "div_apollo1",
|
|
DIV_APOLLO0, 4, 3, CLK_SET_RATE_PARENT, 0),
|
|
DIV_F(CLK_DIV_APOLLO1, "div_apollo1", "mout_apollo",
|
|
DIV_APOLLO0, 0, 3, CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* DIV_APOLLO1 */
|
|
DIV_F(CLK_DIV_SCLK_HPM_APOLLO, "div_sclk_hpm_apollo", "mout_apollo",
|
|
DIV_APOLLO1, 4, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_APOLLO_PLL, "div_apollo_pll", "mout_apollo",
|
|
DIV_APOLLO1, 0, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
};
|
|
|
|
static const struct samsung_gate_clock apollo_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_APOLLO */
|
|
GATE(CLK_ACLK_ASATBSLV_APOLLO_3_CSSYS, "aclk_asatbslv_apollo_3_cssys",
|
|
"div_atclk_apollo", ENABLE_ACLK_APOLLO,
|
|
6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASATBSLV_APOLLO_2_CSSYS, "aclk_asatbslv_apollo_2_cssys",
|
|
"div_atclk_apollo", ENABLE_ACLK_APOLLO,
|
|
5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASATBSLV_APOLLO_1_CSSYS, "aclk_asatbslv_apollo_1_cssys",
|
|
"div_atclk_apollo", ENABLE_ACLK_APOLLO,
|
|
4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASATBSLV_APOLLO_0_CSSYS, "aclk_asatbslv_apollo_0_cssys",
|
|
"div_atclk_apollo", ENABLE_ACLK_APOLLO,
|
|
3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCACES_APOLLO_CCI, "aclk_asyncaces_apollo_cci",
|
|
"div_aclk_apollo", ENABLE_ACLK_APOLLO,
|
|
2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_APOLLOP, "aclk_ahb2apb_apollop",
|
|
"div_pclk_apollo", ENABLE_ACLK_APOLLO,
|
|
1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_APOLLONP_200, "aclk_apollonp_200",
|
|
"div_pclk_apollo", ENABLE_ACLK_APOLLO,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_APOLLO */
|
|
GATE(CLK_PCLK_ASAPBMST_CSSYS_APOLLO, "pclk_asapbmst_cssys_apollo",
|
|
"div_pclk_dbg_apollo", ENABLE_PCLK_APOLLO,
|
|
2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PMU_APOLLO, "pclk_pmu_apollo", "div_pclk_apollo",
|
|
ENABLE_PCLK_APOLLO, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_APOLLO, "pclk_sysreg_apollo",
|
|
"div_pclk_apollo", ENABLE_PCLK_APOLLO,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_APOLLO */
|
|
GATE(CLK_CNTCLK_APOLLO, "cntclk_apollo", "div_cntclk_apollo",
|
|
ENABLE_SCLK_APOLLO, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_HPM_APOLLO, "sclk_hpm_apollo", "div_sclk_hpm_apollo",
|
|
ENABLE_SCLK_APOLLO, 1, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
#define E5433_APOLLO_DIV0(cntclk, pclk_dbg, atclk, pclk, aclk) \
|
|
(((cntclk) << 24) | ((pclk_dbg) << 20) | ((atclk) << 16) | \
|
|
((pclk) << 12) | ((aclk) << 8))
|
|
|
|
#define E5433_APOLLO_DIV1(hpm, copy) \
|
|
(((hpm) << 4) | ((copy) << 0))
|
|
|
|
static const struct exynos_cpuclk_cfg_data exynos5433_apolloclk_d[] __initconst = {
|
|
{ 1300000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 1200000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 1100000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 1000000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 900000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 800000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 700000, E5433_APOLLO_DIV0(3, 7, 7, 7, 2), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 600000, E5433_APOLLO_DIV0(3, 7, 7, 7, 1), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 500000, E5433_APOLLO_DIV0(3, 7, 7, 7, 1), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 400000, E5433_APOLLO_DIV0(3, 7, 7, 7, 1), E5433_APOLLO_DIV1(7, 1), },
|
|
{ 0 },
|
|
};
|
|
|
|
static void __init exynos5433_cmu_apollo_init(struct device_node *np)
|
|
{
|
|
void __iomem *reg_base;
|
|
struct samsung_clk_provider *ctx;
|
|
|
|
reg_base = of_iomap(np, 0);
|
|
if (!reg_base) {
|
|
panic("%s: failed to map registers\n", __func__);
|
|
return;
|
|
}
|
|
|
|
ctx = samsung_clk_init(np, reg_base, APOLLO_NR_CLK);
|
|
if (!ctx) {
|
|
panic("%s: unable to allocate ctx\n", __func__);
|
|
return;
|
|
}
|
|
|
|
samsung_clk_register_pll(ctx, apollo_pll_clks,
|
|
ARRAY_SIZE(apollo_pll_clks), reg_base);
|
|
samsung_clk_register_mux(ctx, apollo_mux_clks,
|
|
ARRAY_SIZE(apollo_mux_clks));
|
|
samsung_clk_register_div(ctx, apollo_div_clks,
|
|
ARRAY_SIZE(apollo_div_clks));
|
|
samsung_clk_register_gate(ctx, apollo_gate_clks,
|
|
ARRAY_SIZE(apollo_gate_clks));
|
|
|
|
exynos_register_cpu_clock(ctx, CLK_SCLK_APOLLO, "apolloclk",
|
|
mout_apollo_p[0], mout_apollo_p[1], 0x200,
|
|
exynos5433_apolloclk_d, ARRAY_SIZE(exynos5433_apolloclk_d),
|
|
CLK_CPU_HAS_E5433_REGS_LAYOUT);
|
|
|
|
samsung_clk_sleep_init(reg_base, apollo_clk_regs,
|
|
ARRAY_SIZE(apollo_clk_regs));
|
|
|
|
samsung_clk_of_add_provider(np, ctx);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_apollo, "samsung,exynos5433-cmu-apollo",
|
|
exynos5433_cmu_apollo_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_ATLAS
|
|
*/
|
|
#define ATLAS_PLL_LOCK 0x0000
|
|
#define ATLAS_PLL_CON0 0x0100
|
|
#define ATLAS_PLL_CON1 0x0104
|
|
#define ATLAS_PLL_FREQ_DET 0x010c
|
|
#define MUX_SEL_ATLAS0 0x0200
|
|
#define MUX_SEL_ATLAS1 0x0204
|
|
#define MUX_SEL_ATLAS2 0x0208
|
|
#define MUX_ENABLE_ATLAS0 0x0300
|
|
#define MUX_ENABLE_ATLAS1 0x0304
|
|
#define MUX_ENABLE_ATLAS2 0x0308
|
|
#define MUX_STAT_ATLAS0 0x0400
|
|
#define MUX_STAT_ATLAS1 0x0404
|
|
#define MUX_STAT_ATLAS2 0x0408
|
|
#define DIV_ATLAS0 0x0600
|
|
#define DIV_ATLAS1 0x0604
|
|
#define DIV_ATLAS_PLL_FREQ_DET 0x0608
|
|
#define DIV_STAT_ATLAS0 0x0700
|
|
#define DIV_STAT_ATLAS1 0x0704
|
|
#define DIV_STAT_ATLAS_PLL_FREQ_DET 0x0708
|
|
#define ENABLE_ACLK_ATLAS 0x0800
|
|
#define ENABLE_PCLK_ATLAS 0x0900
|
|
#define ENABLE_SCLK_ATLAS 0x0a00
|
|
#define ENABLE_IP_ATLAS0 0x0b00
|
|
#define ENABLE_IP_ATLAS1 0x0b04
|
|
#define CLKOUT_CMU_ATLAS 0x0c00
|
|
#define CLKOUT_CMU_ATLAS_DIV_STAT 0x0c04
|
|
#define ARMCLK_STOPCTRL 0x1000
|
|
#define ATLAS_PWR_CTRL 0x1020
|
|
#define ATLAS_PWR_CTRL2 0x1024
|
|
#define ATLAS_INTR_SPREAD_ENABLE 0x1080
|
|
#define ATLAS_INTR_SPREAD_USE_STANDBYWFI 0x1084
|
|
#define ATLAS_INTR_SPREAD_BLOCKING_DURATION 0x1088
|
|
|
|
static const unsigned long atlas_clk_regs[] __initconst = {
|
|
ATLAS_PLL_LOCK,
|
|
ATLAS_PLL_CON0,
|
|
ATLAS_PLL_CON1,
|
|
ATLAS_PLL_FREQ_DET,
|
|
MUX_SEL_ATLAS0,
|
|
MUX_SEL_ATLAS1,
|
|
MUX_SEL_ATLAS2,
|
|
MUX_ENABLE_ATLAS0,
|
|
MUX_ENABLE_ATLAS1,
|
|
MUX_ENABLE_ATLAS2,
|
|
DIV_ATLAS0,
|
|
DIV_ATLAS1,
|
|
DIV_ATLAS_PLL_FREQ_DET,
|
|
ENABLE_ACLK_ATLAS,
|
|
ENABLE_PCLK_ATLAS,
|
|
ENABLE_SCLK_ATLAS,
|
|
ENABLE_IP_ATLAS0,
|
|
ENABLE_IP_ATLAS1,
|
|
CLKOUT_CMU_ATLAS,
|
|
CLKOUT_CMU_ATLAS_DIV_STAT,
|
|
ARMCLK_STOPCTRL,
|
|
ATLAS_PWR_CTRL,
|
|
ATLAS_PWR_CTRL2,
|
|
ATLAS_INTR_SPREAD_ENABLE,
|
|
ATLAS_INTR_SPREAD_USE_STANDBYWFI,
|
|
ATLAS_INTR_SPREAD_BLOCKING_DURATION,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_atlas_pll_p) = { "oscclk", "fout_atlas_pll", };
|
|
PNAME(mout_bus_pll_atlas_user_p) = { "oscclk", "sclk_bus_pll_atlas", };
|
|
PNAME(mout_atlas_p) = { "mout_atlas_pll",
|
|
"mout_bus_pll_atlas_user", };
|
|
|
|
static const struct samsung_pll_clock atlas_pll_clks[] __initconst = {
|
|
PLL(pll_35xx, CLK_FOUT_ATLAS_PLL, "fout_atlas_pll", "oscclk",
|
|
ATLAS_PLL_LOCK, ATLAS_PLL_CON0, exynos5433_pll_rates),
|
|
};
|
|
|
|
static const struct samsung_mux_clock atlas_mux_clks[] __initconst = {
|
|
/* MUX_SEL_ATLAS0 */
|
|
MUX_F(CLK_MOUT_ATLAS_PLL, "mout_atlas_pll", mout_atlas_pll_p,
|
|
MUX_SEL_ATLAS0, 0, 1, CLK_SET_RATE_PARENT |
|
|
CLK_RECALC_NEW_RATES, 0),
|
|
|
|
/* MUX_SEL_ATLAS1 */
|
|
MUX(CLK_MOUT_BUS_PLL_ATLAS_USER, "mout_bus_pll_atlas_user",
|
|
mout_bus_pll_atlas_user_p, MUX_SEL_ATLAS1, 0, 1),
|
|
|
|
/* MUX_SEL_ATLAS2 */
|
|
MUX_F(CLK_MOUT_ATLAS, "mout_atlas", mout_atlas_p, MUX_SEL_ATLAS2,
|
|
0, 1, CLK_SET_RATE_PARENT, 0),
|
|
};
|
|
|
|
static const struct samsung_div_clock atlas_div_clks[] __initconst = {
|
|
/* DIV_ATLAS0 */
|
|
DIV_F(CLK_DIV_CNTCLK_ATLAS, "div_cntclk_atlas", "div_atlas2",
|
|
DIV_ATLAS0, 24, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_PCLK_DBG_ATLAS, "div_pclk_dbg_atlas", "div_atclk_atlas",
|
|
DIV_ATLAS0, 20, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_ATCLK_ATLASO, "div_atclk_atlas", "div_atlas2",
|
|
DIV_ATLAS0, 16, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_PCLK_ATLAS, "div_pclk_atlas", "div_atlas2",
|
|
DIV_ATLAS0, 12, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_ACLK_ATLAS, "div_aclk_atlas", "div_atlas2",
|
|
DIV_ATLAS0, 8, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_ATLAS2, "div_atlas2", "div_atlas1",
|
|
DIV_ATLAS0, 4, 3, CLK_SET_RATE_PARENT, 0),
|
|
DIV_F(CLK_DIV_ATLAS1, "div_atlas1", "mout_atlas",
|
|
DIV_ATLAS0, 0, 3, CLK_SET_RATE_PARENT, 0),
|
|
|
|
/* DIV_ATLAS1 */
|
|
DIV_F(CLK_DIV_SCLK_HPM_ATLAS, "div_sclk_hpm_atlas", "mout_atlas",
|
|
DIV_ATLAS1, 4, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
DIV_F(CLK_DIV_ATLAS_PLL, "div_atlas_pll", "mout_atlas",
|
|
DIV_ATLAS1, 0, 3, CLK_GET_RATE_NOCACHE,
|
|
CLK_DIVIDER_READ_ONLY),
|
|
};
|
|
|
|
static const struct samsung_gate_clock atlas_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_ATLAS */
|
|
GATE(CLK_ACLK_ATB_AUD_CSSYS, "aclk_atb_aud_cssys",
|
|
"div_atclk_atlas", ENABLE_ACLK_ATLAS,
|
|
9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ATB_APOLLO3_CSSYS, "aclk_atb_apollo3_cssys",
|
|
"div_atclk_atlas", ENABLE_ACLK_ATLAS,
|
|
8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ATB_APOLLO2_CSSYS, "aclk_atb_apollo2_cssys",
|
|
"div_atclk_atlas", ENABLE_ACLK_ATLAS,
|
|
7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ATB_APOLLO1_CSSYS, "aclk_atb_apollo1_cssys",
|
|
"div_atclk_atlas", ENABLE_ACLK_ATLAS,
|
|
6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ATB_APOLLO0_CSSYS, "aclk_atb_apollo0_cssys",
|
|
"div_atclk_atlas", ENABLE_ACLK_ATLAS,
|
|
5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAHBS_CSSYS_SSS, "aclk_asyncahbs_cssys_sss",
|
|
"div_atclk_atlas", ENABLE_ACLK_ATLAS,
|
|
4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_CSSYS_CCIX, "aclk_asyncaxis_cssys_ccix",
|
|
"div_pclk_dbg_atlas", ENABLE_ACLK_ATLAS,
|
|
3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCACES_ATLAS_CCI, "aclk_asyncaces_atlas_cci",
|
|
"div_aclk_atlas", ENABLE_ACLK_ATLAS,
|
|
2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_ATLASP, "aclk_ahb2apb_atlasp", "div_pclk_atlas",
|
|
ENABLE_ACLK_ATLAS, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ATLASNP_200, "aclk_atlasnp_200", "div_pclk_atlas",
|
|
ENABLE_ACLK_ATLAS, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_ATLAS */
|
|
GATE(CLK_PCLK_ASYNCAPB_AUD_CSSYS, "pclk_asyncapb_aud_cssys",
|
|
"div_pclk_dbg_atlas", ENABLE_PCLK_ATLAS,
|
|
5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAPB_ISP_CSSYS, "pclk_asyncapb_isp_cssys",
|
|
"div_pclk_dbg_atlas", ENABLE_PCLK_ATLAS,
|
|
4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAPB_APOLLO_CSSYS, "pclk_asyncapb_apollo_cssys",
|
|
"div_pclk_dbg_atlas", ENABLE_PCLK_ATLAS,
|
|
3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PMU_ATLAS, "pclk_pmu_atlas", "div_pclk_atlas",
|
|
ENABLE_PCLK_ATLAS, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_ATLAS, "pclk_sysreg_atlas", "div_pclk_atlas",
|
|
ENABLE_PCLK_ATLAS, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SECJTAG, "pclk_secjtag", "div_pclk_dbg_atlas",
|
|
ENABLE_PCLK_ATLAS, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_ATLAS */
|
|
GATE(CLK_CNTCLK_ATLAS, "cntclk_atlas", "div_cntclk_atlas",
|
|
ENABLE_SCLK_ATLAS, 10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_HPM_ATLAS, "sclk_hpm_atlas", "div_sclk_hpm_atlas",
|
|
ENABLE_SCLK_ATLAS, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_TRACECLK, "traceclk", "div_atclk_atlas",
|
|
ENABLE_SCLK_ATLAS, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_CTMCLK, "ctmclk", "div_atclk_atlas",
|
|
ENABLE_SCLK_ATLAS, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_HCLK_CSSYS, "hclk_cssys", "div_atclk_atlas",
|
|
ENABLE_SCLK_ATLAS, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_DBG_CSSYS, "pclk_dbg_cssys", "div_pclk_dbg_atlas",
|
|
ENABLE_SCLK_ATLAS, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_DBG, "pclk_dbg", "div_pclk_dbg_atlas",
|
|
ENABLE_SCLK_ATLAS, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ATCLK, "atclk", "div_atclk_atlas",
|
|
ENABLE_SCLK_ATLAS, 1, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
#define E5433_ATLAS_DIV0(cntclk, pclk_dbg, atclk, pclk, aclk) \
|
|
(((cntclk) << 24) | ((pclk_dbg) << 20) | ((atclk) << 16) | \
|
|
((pclk) << 12) | ((aclk) << 8))
|
|
|
|
#define E5433_ATLAS_DIV1(hpm, copy) \
|
|
(((hpm) << 4) | ((copy) << 0))
|
|
|
|
static const struct exynos_cpuclk_cfg_data exynos5433_atlasclk_d[] __initconst = {
|
|
{ 1900000, E5433_ATLAS_DIV0(7, 7, 7, 7, 4), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 1800000, E5433_ATLAS_DIV0(7, 7, 7, 7, 4), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 1700000, E5433_ATLAS_DIV0(7, 7, 7, 7, 4), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 1600000, E5433_ATLAS_DIV0(7, 7, 7, 7, 4), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 1500000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 1400000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 1300000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 1200000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 1100000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 1000000, E5433_ATLAS_DIV0(7, 7, 7, 7, 3), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 900000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 800000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 700000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 600000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 500000, E5433_ATLAS_DIV0(7, 7, 7, 7, 2), E5433_ATLAS_DIV1(7, 1), },
|
|
{ 0 },
|
|
};
|
|
|
|
static void __init exynos5433_cmu_atlas_init(struct device_node *np)
|
|
{
|
|
void __iomem *reg_base;
|
|
struct samsung_clk_provider *ctx;
|
|
|
|
reg_base = of_iomap(np, 0);
|
|
if (!reg_base) {
|
|
panic("%s: failed to map registers\n", __func__);
|
|
return;
|
|
}
|
|
|
|
ctx = samsung_clk_init(np, reg_base, ATLAS_NR_CLK);
|
|
if (!ctx) {
|
|
panic("%s: unable to allocate ctx\n", __func__);
|
|
return;
|
|
}
|
|
|
|
samsung_clk_register_pll(ctx, atlas_pll_clks,
|
|
ARRAY_SIZE(atlas_pll_clks), reg_base);
|
|
samsung_clk_register_mux(ctx, atlas_mux_clks,
|
|
ARRAY_SIZE(atlas_mux_clks));
|
|
samsung_clk_register_div(ctx, atlas_div_clks,
|
|
ARRAY_SIZE(atlas_div_clks));
|
|
samsung_clk_register_gate(ctx, atlas_gate_clks,
|
|
ARRAY_SIZE(atlas_gate_clks));
|
|
|
|
exynos_register_cpu_clock(ctx, CLK_SCLK_ATLAS, "atlasclk",
|
|
mout_atlas_p[0], mout_atlas_p[1], 0x200,
|
|
exynos5433_atlasclk_d, ARRAY_SIZE(exynos5433_atlasclk_d),
|
|
CLK_CPU_HAS_E5433_REGS_LAYOUT);
|
|
|
|
samsung_clk_sleep_init(reg_base, atlas_clk_regs,
|
|
ARRAY_SIZE(atlas_clk_regs));
|
|
|
|
samsung_clk_of_add_provider(np, ctx);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_atlas, "samsung,exynos5433-cmu-atlas",
|
|
exynos5433_cmu_atlas_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_MSCL
|
|
*/
|
|
#define MUX_SEL_MSCL0 0x0200
|
|
#define MUX_SEL_MSCL1 0x0204
|
|
#define MUX_ENABLE_MSCL0 0x0300
|
|
#define MUX_ENABLE_MSCL1 0x0304
|
|
#define MUX_STAT_MSCL0 0x0400
|
|
#define MUX_STAT_MSCL1 0x0404
|
|
#define DIV_MSCL 0x0600
|
|
#define DIV_STAT_MSCL 0x0700
|
|
#define ENABLE_ACLK_MSCL 0x0800
|
|
#define ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER0 0x0804
|
|
#define ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER1 0x0808
|
|
#define ENABLE_ACLK_MSCL_SECURE_SMMU_JPEG 0x080c
|
|
#define ENABLE_PCLK_MSCL 0x0900
|
|
#define ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER0 0x0904
|
|
#define ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER1 0x0908
|
|
#define ENABLE_PCLK_MSCL_SECURE_SMMU_JPEG 0x090c
|
|
#define ENABLE_SCLK_MSCL 0x0a00
|
|
#define ENABLE_IP_MSCL0 0x0b00
|
|
#define ENABLE_IP_MSCL1 0x0b04
|
|
#define ENABLE_IP_MSCL_SECURE_SMMU_M2MSCALER0 0x0b08
|
|
#define ENABLE_IP_MSCL_SECURE_SMMU_M2MSCALER1 0x0b0c
|
|
#define ENABLE_IP_MSCL_SECURE_SMMU_JPEG 0x0b10
|
|
|
|
static const unsigned long mscl_clk_regs[] __initconst = {
|
|
MUX_SEL_MSCL0,
|
|
MUX_SEL_MSCL1,
|
|
MUX_ENABLE_MSCL0,
|
|
MUX_ENABLE_MSCL1,
|
|
DIV_MSCL,
|
|
ENABLE_ACLK_MSCL,
|
|
ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER0,
|
|
ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER1,
|
|
ENABLE_ACLK_MSCL_SECURE_SMMU_JPEG,
|
|
ENABLE_PCLK_MSCL,
|
|
ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER0,
|
|
ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER1,
|
|
ENABLE_PCLK_MSCL_SECURE_SMMU_JPEG,
|
|
ENABLE_SCLK_MSCL,
|
|
ENABLE_IP_MSCL0,
|
|
ENABLE_IP_MSCL1,
|
|
ENABLE_IP_MSCL_SECURE_SMMU_M2MSCALER0,
|
|
ENABLE_IP_MSCL_SECURE_SMMU_M2MSCALER1,
|
|
ENABLE_IP_MSCL_SECURE_SMMU_JPEG,
|
|
};
|
|
|
|
/* list of all parent clock list */
|
|
PNAME(mout_sclk_jpeg_user_p) = { "oscclk", "sclk_jpeg_mscl", };
|
|
PNAME(mout_aclk_mscl_400_user_p) = { "oscclk", "aclk_mscl_400", };
|
|
PNAME(mout_sclk_jpeg_p) = { "mout_sclk_jpeg_user",
|
|
"mout_aclk_mscl_400_user", };
|
|
|
|
static const struct samsung_mux_clock mscl_mux_clks[] __initconst = {
|
|
/* MUX_SEL_MSCL0 */
|
|
MUX(CLK_MOUT_SCLK_JPEG_USER, "mout_sclk_jpeg_user",
|
|
mout_sclk_jpeg_user_p, MUX_SEL_MSCL0, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_MSCL_400_USER, "mout_aclk_mscl_400_user",
|
|
mout_aclk_mscl_400_user_p, MUX_SEL_MSCL0, 0, 1),
|
|
|
|
/* MUX_SEL_MSCL1 */
|
|
MUX(CLK_MOUT_SCLK_JPEG, "mout_sclk_jpeg", mout_sclk_jpeg_p,
|
|
MUX_SEL_MSCL1, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock mscl_div_clks[] __initconst = {
|
|
/* DIV_MSCL */
|
|
DIV(CLK_DIV_PCLK_MSCL, "div_pclk_mscl", "mout_aclk_mscl_400_user",
|
|
DIV_MSCL, 0, 3),
|
|
};
|
|
|
|
static const struct samsung_gate_clock mscl_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_MSCL */
|
|
GATE(CLK_ACLK_BTS_JPEG, "aclk_bts_jpeg", "mout_aclk_mscl_400_user",
|
|
ENABLE_ACLK_MSCL, 9, 0, 0),
|
|
GATE(CLK_ACLK_BTS_M2MSCALER1, "aclk_bts_m2mscaler1",
|
|
"mout_aclk_mscl_400_user", ENABLE_ACLK_MSCL, 8, 0, 0),
|
|
GATE(CLK_ACLK_BTS_M2MSCALER0, "aclk_bts_m2mscaler0",
|
|
"mout_aclk_mscl_400_user", ENABLE_ACLK_MSCL, 7, 0, 0),
|
|
GATE(CLK_ACLK_AHB2APB_MSCL0P, "aclk_abh2apb_mscl0p", "div_pclk_mscl",
|
|
ENABLE_ACLK_MSCL, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_MSCLX, "aclk_xiu_msclx", "mout_aclk_mscl_400_user",
|
|
ENABLE_ACLK_MSCL, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MSCLNP_100, "aclk_msclnp_100", "div_pclk_mscl",
|
|
ENABLE_ACLK_MSCL, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MSCLND_400, "aclk_msclnd_400", "mout_aclk_mscl_400_user",
|
|
ENABLE_ACLK_MSCL, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_JPEG, "aclk_jpeg", "mout_aclk_mscl_400_user",
|
|
ENABLE_ACLK_MSCL, 2, 0, 0),
|
|
GATE(CLK_ACLK_M2MSCALER1, "aclk_m2mscaler1", "mout_aclk_mscl_400_user",
|
|
ENABLE_ACLK_MSCL, 1, 0, 0),
|
|
GATE(CLK_ACLK_M2MSCALER0, "aclk_m2mscaler0", "mout_aclk_mscl_400_user",
|
|
ENABLE_ACLK_MSCL, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER0 */
|
|
GATE(CLK_ACLK_SMMU_M2MSCALER0, "aclk_smmu_m2mscaler0",
|
|
"mout_aclk_mscl_400_user",
|
|
ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER0,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER1 */
|
|
GATE(CLK_ACLK_SMMU_M2MSCALER1, "aclk_smmu_m2mscaler1",
|
|
"mout_aclk_mscl_400_user",
|
|
ENABLE_ACLK_MSCL_SECURE_SMMU_M2MSCALER1,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_ACLK_MSCL_SECURE_SMMU_JPEG */
|
|
GATE(CLK_ACLK_SMMU_JPEG, "aclk_smmu_jpeg", "mout_aclk_mscl_400_user",
|
|
ENABLE_ACLK_MSCL_SECURE_SMMU_JPEG,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_MSCL */
|
|
GATE(CLK_PCLK_BTS_JPEG, "pclk_bts_jpeg", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL, 7, 0, 0),
|
|
GATE(CLK_PCLK_BTS_M2MSCALER1, "pclk_bts_m2mscaler1", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL, 6, 0, 0),
|
|
GATE(CLK_PCLK_BTS_M2MSCALER0, "pclk_bts_m2mscaler0", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL, 5, 0, 0),
|
|
GATE(CLK_PCLK_PMU_MSCL, "pclk_pmu_mscl", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_MSCL, "pclk_sysreg_mscl", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_JPEG, "pclk_jpeg", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL, 2, 0, 0),
|
|
GATE(CLK_PCLK_M2MSCALER1, "pclk_m2mscaler1", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL, 1, 0, 0),
|
|
GATE(CLK_PCLK_M2MSCALER0, "pclk_m2mscaler0", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL, 0, 0, 0),
|
|
|
|
/* ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER0 */
|
|
GATE(CLK_PCLK_SMMU_M2MSCALER0, "pclk_smmu_m2mscaler0", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER0,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER1 */
|
|
GATE(CLK_PCLK_SMMU_M2MSCALER1, "pclk_smmu_m2mscaler1", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL_SECURE_SMMU_M2MSCALER1,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_MSCL_SECURE_SMMU_JPEG */
|
|
GATE(CLK_PCLK_SMMU_JPEG, "pclk_smmu_jpeg", "div_pclk_mscl",
|
|
ENABLE_PCLK_MSCL_SECURE_SMMU_JPEG,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_MSCL */
|
|
GATE(CLK_SCLK_JPEG, "sclk_jpeg", "mout_sclk_jpeg", ENABLE_SCLK_MSCL, 0,
|
|
CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info mscl_cmu_info __initconst = {
|
|
.mux_clks = mscl_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(mscl_mux_clks),
|
|
.div_clks = mscl_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(mscl_div_clks),
|
|
.gate_clks = mscl_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(mscl_gate_clks),
|
|
.nr_clk_ids = MSCL_NR_CLK,
|
|
.clk_regs = mscl_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(mscl_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_mscl_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &mscl_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_mscl, "samsung,exynos5433-cmu-mscl",
|
|
exynos5433_cmu_mscl_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_MFC
|
|
*/
|
|
#define MUX_SEL_MFC 0x0200
|
|
#define MUX_ENABLE_MFC 0x0300
|
|
#define MUX_STAT_MFC 0x0400
|
|
#define DIV_MFC 0x0600
|
|
#define DIV_STAT_MFC 0x0700
|
|
#define ENABLE_ACLK_MFC 0x0800
|
|
#define ENABLE_ACLK_MFC_SECURE_SMMU_MFC 0x0804
|
|
#define ENABLE_PCLK_MFC 0x0900
|
|
#define ENABLE_PCLK_MFC_SECURE_SMMU_MFC 0x0904
|
|
#define ENABLE_IP_MFC0 0x0b00
|
|
#define ENABLE_IP_MFC1 0x0b04
|
|
#define ENABLE_IP_MFC_SECURE_SMMU_MFC 0x0b08
|
|
|
|
static const unsigned long mfc_clk_regs[] __initconst = {
|
|
MUX_SEL_MFC,
|
|
MUX_ENABLE_MFC,
|
|
DIV_MFC,
|
|
ENABLE_ACLK_MFC,
|
|
ENABLE_ACLK_MFC_SECURE_SMMU_MFC,
|
|
ENABLE_PCLK_MFC,
|
|
ENABLE_PCLK_MFC_SECURE_SMMU_MFC,
|
|
ENABLE_IP_MFC0,
|
|
ENABLE_IP_MFC1,
|
|
ENABLE_IP_MFC_SECURE_SMMU_MFC,
|
|
};
|
|
|
|
PNAME(mout_aclk_mfc_400_user_p) = { "oscclk", "aclk_mfc_400", };
|
|
|
|
static const struct samsung_mux_clock mfc_mux_clks[] __initconst = {
|
|
/* MUX_SEL_MFC */
|
|
MUX(CLK_MOUT_ACLK_MFC_400_USER, "mout_aclk_mfc_400_user",
|
|
mout_aclk_mfc_400_user_p, MUX_SEL_MFC, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_div_clock mfc_div_clks[] __initconst = {
|
|
/* DIV_MFC */
|
|
DIV(CLK_DIV_PCLK_MFC, "div_pclk_mfc", "mout_aclk_mfc_400_user",
|
|
DIV_MFC, 0, 2),
|
|
};
|
|
|
|
static const struct samsung_gate_clock mfc_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_MFC */
|
|
GATE(CLK_ACLK_BTS_MFC_1, "aclk_bts_mfc_1", "mout_aclk_mfc_400_user",
|
|
ENABLE_ACLK_MFC, 6, 0, 0),
|
|
GATE(CLK_ACLK_BTS_MFC_0, "aclk_bts_mfc_0", "mout_aclk_mfc_400_user",
|
|
ENABLE_ACLK_MFC, 5, 0, 0),
|
|
GATE(CLK_ACLK_AHB2APB_MFCP, "aclk_ahb2apb_mfcp", "div_pclk_mfc",
|
|
ENABLE_ACLK_MFC, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_MFCX, "aclk_xiu_mfcx", "mout_aclk_mfc_400_user",
|
|
ENABLE_ACLK_MFC, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MFCNP_100, "aclk_mfcnp_100", "div_pclk_mfc",
|
|
ENABLE_ACLK_MFC, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MFCND_400, "aclk_mfcnd_400", "mout_aclk_mfc_400_user",
|
|
ENABLE_ACLK_MFC, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_MFC, "aclk_mfc", "mout_aclk_mfc_400_user",
|
|
ENABLE_ACLK_MFC, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_MFC_SECURE_SMMU_MFC */
|
|
GATE(CLK_ACLK_SMMU_MFC_1, "aclk_smmu_mfc_1", "mout_aclk_mfc_400_user",
|
|
ENABLE_ACLK_MFC_SECURE_SMMU_MFC,
|
|
1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_MFC_0, "aclk_smmu_mfc_0", "mout_aclk_mfc_400_user",
|
|
ENABLE_ACLK_MFC_SECURE_SMMU_MFC,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_MFC */
|
|
GATE(CLK_PCLK_BTS_MFC_1, "pclk_bts_mfc_1", "div_pclk_mfc",
|
|
ENABLE_PCLK_MFC, 4, 0, 0),
|
|
GATE(CLK_PCLK_BTS_MFC_0, "pclk_bts_mfc_0", "div_pclk_mfc",
|
|
ENABLE_PCLK_MFC, 3, 0, 0),
|
|
GATE(CLK_PCLK_PMU_MFC, "pclk_pmu_mfc", "div_pclk_mfc",
|
|
ENABLE_PCLK_MFC, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_MFC, "pclk_sysreg_mfc", "div_pclk_mfc",
|
|
ENABLE_PCLK_MFC, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_MFC, "pclk_mfc", "div_pclk_mfc",
|
|
ENABLE_PCLK_MFC, 4, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_MFC_SECURE_SMMU_MFC */
|
|
GATE(CLK_PCLK_SMMU_MFC_1, "pclk_smmu_mfc_1", "div_pclk_mfc",
|
|
ENABLE_PCLK_MFC_SECURE_SMMU_MFC,
|
|
1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_MFC_0, "pclk_smmu_mfc_0", "div_pclk_mfc",
|
|
ENABLE_PCLK_MFC_SECURE_SMMU_MFC,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info mfc_cmu_info __initconst = {
|
|
.mux_clks = mfc_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(mfc_mux_clks),
|
|
.div_clks = mfc_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(mfc_div_clks),
|
|
.gate_clks = mfc_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(mfc_gate_clks),
|
|
.nr_clk_ids = MFC_NR_CLK,
|
|
.clk_regs = mfc_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(mfc_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_mfc_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &mfc_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_mfc, "samsung,exynos5433-cmu-mfc",
|
|
exynos5433_cmu_mfc_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_HEVC
|
|
*/
|
|
#define MUX_SEL_HEVC 0x0200
|
|
#define MUX_ENABLE_HEVC 0x0300
|
|
#define MUX_STAT_HEVC 0x0400
|
|
#define DIV_HEVC 0x0600
|
|
#define DIV_STAT_HEVC 0x0700
|
|
#define ENABLE_ACLK_HEVC 0x0800
|
|
#define ENABLE_ACLK_HEVC_SECURE_SMMU_HEVC 0x0804
|
|
#define ENABLE_PCLK_HEVC 0x0900
|
|
#define ENABLE_PCLK_HEVC_SECURE_SMMU_HEVC 0x0904
|
|
#define ENABLE_IP_HEVC0 0x0b00
|
|
#define ENABLE_IP_HEVC1 0x0b04
|
|
#define ENABLE_IP_HEVC_SECURE_SMMU_HEVC 0x0b08
|
|
|
|
static const unsigned long hevc_clk_regs[] __initconst = {
|
|
MUX_SEL_HEVC,
|
|
MUX_ENABLE_HEVC,
|
|
DIV_HEVC,
|
|
ENABLE_ACLK_HEVC,
|
|
ENABLE_ACLK_HEVC_SECURE_SMMU_HEVC,
|
|
ENABLE_PCLK_HEVC,
|
|
ENABLE_PCLK_HEVC_SECURE_SMMU_HEVC,
|
|
ENABLE_IP_HEVC0,
|
|
ENABLE_IP_HEVC1,
|
|
ENABLE_IP_HEVC_SECURE_SMMU_HEVC,
|
|
};
|
|
|
|
PNAME(mout_aclk_hevc_400_user_p) = { "oscclk", "aclk_hevc_400", };
|
|
|
|
static const struct samsung_mux_clock hevc_mux_clks[] __initconst = {
|
|
/* MUX_SEL_HEVC */
|
|
MUX(CLK_MOUT_ACLK_HEVC_400_USER, "mout_aclk_hevc_400_user",
|
|
mout_aclk_hevc_400_user_p, MUX_SEL_HEVC, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_div_clock hevc_div_clks[] __initconst = {
|
|
/* DIV_HEVC */
|
|
DIV(CLK_DIV_PCLK_HEVC, "div_pclk_hevc", "mout_aclk_hevc_400_user",
|
|
DIV_HEVC, 0, 2),
|
|
};
|
|
|
|
static const struct samsung_gate_clock hevc_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_HEVC */
|
|
GATE(CLK_ACLK_BTS_HEVC_1, "aclk_bts_hevc_1", "mout_aclk_hevc_400_user",
|
|
ENABLE_ACLK_HEVC, 6, 0, 0),
|
|
GATE(CLK_ACLK_BTS_HEVC_0, "aclk_bts_hevc_0", "mout_aclk_hevc_400_user",
|
|
ENABLE_ACLK_HEVC, 5, 0, 0),
|
|
GATE(CLK_ACLK_AHB2APB_HEVCP, "aclk_ahb2apb_hevcp", "div_pclk_hevc",
|
|
ENABLE_ACLK_HEVC, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_HEVCX, "aclk_xiu_hevcx", "mout_aclk_hevc_400_user",
|
|
ENABLE_ACLK_HEVC, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_HEVCNP_100, "aclk_hevcnp_100", "div_pclk_hevc",
|
|
ENABLE_ACLK_HEVC, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_HEVCND_400, "aclk_hevcnd_400", "mout_aclk_hevc_400_user",
|
|
ENABLE_ACLK_HEVC, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_HEVC, "aclk_hevc", "mout_aclk_hevc_400_user",
|
|
ENABLE_ACLK_HEVC, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_HEVC_SECURE_SMMU_HEVC */
|
|
GATE(CLK_ACLK_SMMU_HEVC_1, "aclk_smmu_hevc_1",
|
|
"mout_aclk_hevc_400_user",
|
|
ENABLE_ACLK_HEVC_SECURE_SMMU_HEVC,
|
|
1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_HEVC_0, "aclk_smmu_hevc_0",
|
|
"mout_aclk_hevc_400_user",
|
|
ENABLE_ACLK_HEVC_SECURE_SMMU_HEVC,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_HEVC */
|
|
GATE(CLK_PCLK_BTS_HEVC_1, "pclk_bts_hevc_1", "div_pclk_hevc",
|
|
ENABLE_PCLK_HEVC, 4, 0, 0),
|
|
GATE(CLK_PCLK_BTS_HEVC_0, "pclk_bts_hevc_0", "div_pclk_hevc",
|
|
ENABLE_PCLK_HEVC, 3, 0, 0),
|
|
GATE(CLK_PCLK_PMU_HEVC, "pclk_pmu_hevc", "div_pclk_hevc",
|
|
ENABLE_PCLK_HEVC, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_HEVC, "pclk_sysreg_hevc", "div_pclk_hevc",
|
|
ENABLE_PCLK_HEVC, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_HEVC, "pclk_hevc", "div_pclk_hevc",
|
|
ENABLE_PCLK_HEVC, 4, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_HEVC_SECURE_SMMU_HEVC */
|
|
GATE(CLK_PCLK_SMMU_HEVC_1, "pclk_smmu_hevc_1", "div_pclk_hevc",
|
|
ENABLE_PCLK_HEVC_SECURE_SMMU_HEVC,
|
|
1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_HEVC_0, "pclk_smmu_hevc_0", "div_pclk_hevc",
|
|
ENABLE_PCLK_HEVC_SECURE_SMMU_HEVC,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info hevc_cmu_info __initconst = {
|
|
.mux_clks = hevc_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(hevc_mux_clks),
|
|
.div_clks = hevc_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(hevc_div_clks),
|
|
.gate_clks = hevc_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(hevc_gate_clks),
|
|
.nr_clk_ids = HEVC_NR_CLK,
|
|
.clk_regs = hevc_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(hevc_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_hevc_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &hevc_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_hevc, "samsung,exynos5433-cmu-hevc",
|
|
exynos5433_cmu_hevc_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_ISP
|
|
*/
|
|
#define MUX_SEL_ISP 0x0200
|
|
#define MUX_ENABLE_ISP 0x0300
|
|
#define MUX_STAT_ISP 0x0400
|
|
#define DIV_ISP 0x0600
|
|
#define DIV_STAT_ISP 0x0700
|
|
#define ENABLE_ACLK_ISP0 0x0800
|
|
#define ENABLE_ACLK_ISP1 0x0804
|
|
#define ENABLE_ACLK_ISP2 0x0808
|
|
#define ENABLE_PCLK_ISP 0x0900
|
|
#define ENABLE_SCLK_ISP 0x0a00
|
|
#define ENABLE_IP_ISP0 0x0b00
|
|
#define ENABLE_IP_ISP1 0x0b04
|
|
#define ENABLE_IP_ISP2 0x0b08
|
|
#define ENABLE_IP_ISP3 0x0b0c
|
|
|
|
static const unsigned long isp_clk_regs[] __initconst = {
|
|
MUX_SEL_ISP,
|
|
MUX_ENABLE_ISP,
|
|
DIV_ISP,
|
|
ENABLE_ACLK_ISP0,
|
|
ENABLE_ACLK_ISP1,
|
|
ENABLE_ACLK_ISP2,
|
|
ENABLE_PCLK_ISP,
|
|
ENABLE_SCLK_ISP,
|
|
ENABLE_IP_ISP0,
|
|
ENABLE_IP_ISP1,
|
|
ENABLE_IP_ISP2,
|
|
ENABLE_IP_ISP3,
|
|
};
|
|
|
|
PNAME(mout_aclk_isp_dis_400_user_p) = { "oscclk", "aclk_isp_dis_400", };
|
|
PNAME(mout_aclk_isp_400_user_p) = { "oscclk", "aclk_isp_400", };
|
|
|
|
static const struct samsung_mux_clock isp_mux_clks[] __initconst = {
|
|
/* MUX_SEL_ISP */
|
|
MUX(CLK_MOUT_ACLK_ISP_DIS_400_USER, "mout_aclk_isp_dis_400_user",
|
|
mout_aclk_isp_dis_400_user_p, MUX_SEL_ISP, 4, 0),
|
|
MUX(CLK_MOUT_ACLK_ISP_400_USER, "mout_aclk_isp_400_user",
|
|
mout_aclk_isp_400_user_p, MUX_SEL_ISP, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_div_clock isp_div_clks[] __initconst = {
|
|
/* DIV_ISP */
|
|
DIV(CLK_DIV_PCLK_ISP_DIS, "div_pclk_isp_dis",
|
|
"mout_aclk_isp_dis_400_user", DIV_ISP, 12, 3),
|
|
DIV(CLK_DIV_PCLK_ISP, "div_pclk_isp", "mout_aclk_isp_400_user",
|
|
DIV_ISP, 8, 3),
|
|
DIV(CLK_DIV_ACLK_ISP_D_200, "div_aclk_isp_d_200",
|
|
"mout_aclk_isp_400_user", DIV_ISP, 4, 3),
|
|
DIV(CLK_DIV_ACLK_ISP_C_200, "div_aclk_isp_c_200",
|
|
"mout_aclk_isp_400_user", DIV_ISP, 0, 3),
|
|
};
|
|
|
|
static const struct samsung_gate_clock isp_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_ISP0 */
|
|
GATE(CLK_ACLK_ISP_D_GLUE, "aclk_isp_d_glue", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP0, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SCALERP, "aclk_scalerp", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP0, 5, 0, 0),
|
|
GATE(CLK_ACLK_3DNR, "aclk_3dnr", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP0, 4, 0, 0),
|
|
GATE(CLK_ACLK_DIS, "aclk_dis", "mout_aclk_isp_dis_400_user",
|
|
ENABLE_ACLK_ISP0, 3, 0, 0),
|
|
GATE(CLK_ACLK_SCALERC, "aclk_scalerc", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP0, 2, 0, 0),
|
|
GATE(CLK_ACLK_DRC, "aclk_drc", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP0, 1, 0, 0),
|
|
GATE(CLK_ACLK_ISP, "aclk_isp", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP0, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_ISP1 */
|
|
GATE(CLK_ACLK_AXIUS_SCALERP, "aclk_axius_scalerp",
|
|
"mout_aclk_isp_400_user", ENABLE_ACLK_ISP1,
|
|
17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_SCALERC, "aclk_axius_scalerc",
|
|
"mout_aclk_isp_400_user", ENABLE_ACLK_ISP1,
|
|
16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_DRC, "aclk_axius_drc",
|
|
"mout_aclk_isp_400_user", ENABLE_ACLK_ISP1,
|
|
15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAHBM_ISP2P, "aclk_asyncahbm_isp2p",
|
|
"div_pclk_isp", ENABLE_ACLK_ISP1,
|
|
14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAHBM_ISP1P, "aclk_asyncahbm_isp1p",
|
|
"div_pclk_isp", ENABLE_ACLK_ISP1,
|
|
13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_DIS1, "aclk_asyncaxis_dis1",
|
|
"mout_aclk_isp_dis_400_user", ENABLE_ACLK_ISP1,
|
|
12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_DIS0, "aclk_asyncaxis_dis0",
|
|
"mout_aclk_isp_dis_400_user", ENABLE_ACLK_ISP1,
|
|
11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_DIS1, "aclk_asyncaxim_dis1",
|
|
"mout_aclk_isp_400_user", ENABLE_ACLK_ISP1,
|
|
10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_DIS0, "aclk_asyncaxim_dis0",
|
|
"mout_aclk_isp_400_user", ENABLE_ACLK_ISP1,
|
|
9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_ISP2P, "aclk_asyncaxim_isp2p",
|
|
"div_aclk_isp_d_200", ENABLE_ACLK_ISP1,
|
|
8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_ISP1P, "aclk_asyncaxim_isp1p",
|
|
"div_aclk_isp_c_200", ENABLE_ACLK_ISP1,
|
|
7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_ISP2P, "aclk_ahb2apb_isp2p", "div_pclk_isp",
|
|
ENABLE_ACLK_ISP1, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_ISP1P, "aclk_ahb2apb_isp1p", "div_pclk_isp",
|
|
ENABLE_ACLK_ISP1, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXI2APB_ISP2P, "aclk_axi2apb_isp2p",
|
|
"div_aclk_isp_d_200", ENABLE_ACLK_ISP1,
|
|
4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXI2APB_ISP1P, "aclk_axi2apb_isp1p",
|
|
"div_aclk_isp_c_200", ENABLE_ACLK_ISP1,
|
|
3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_ISPEX1, "aclk_xiu_ispex1", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP1, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_ISPEX0, "aclk_xiu_ispex0", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP1, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ISPND_400, "aclk_ispnd_400", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP1, 1, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_ACLK_ISP2 */
|
|
GATE(CLK_ACLK_SMMU_SCALERP, "aclk_smmu_scalerp",
|
|
"mout_aclk_isp_400_user", ENABLE_ACLK_ISP2,
|
|
13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_3DNR, "aclk_smmu_3dnr", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_DIS1, "aclk_smmu_dis1", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_DIS0, "aclk_smmu_dis0", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_SCALERC, "aclk_smmu_scalerc",
|
|
"mout_aclk_isp_400_user", ENABLE_ACLK_ISP2,
|
|
9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_DRC, "aclk_smmu_drc", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_ISP, "aclk_smmu_isp", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_SCALERP, "aclk_bts_scalerp",
|
|
"mout_aclk_isp_400_user", ENABLE_ACLK_ISP2,
|
|
6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_3DR, "aclk_bts_3dnr", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_DIS1, "aclk_bts_dis1", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_DIS0, "aclk_bts_dis0", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_SCALERC, "aclk_bts_scalerc",
|
|
"mout_aclk_isp_400_user", ENABLE_ACLK_ISP2,
|
|
2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_DRC, "aclk_bts_drc", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_ISP, "aclk_bts_isp", "mout_aclk_isp_400_user",
|
|
ENABLE_ACLK_ISP2, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_ISP */
|
|
GATE(CLK_PCLK_SMMU_SCALERP, "pclk_smmu_scalerp", "div_aclk_isp_d_200",
|
|
ENABLE_PCLK_ISP, 25, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_3DNR, "pclk_smmu_3dnr", "div_aclk_isp_d_200",
|
|
ENABLE_PCLK_ISP, 24, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_DIS1, "pclk_smmu_dis1", "div_aclk_isp_d_200",
|
|
ENABLE_PCLK_ISP, 23, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_DIS0, "pclk_smmu_dis0", "div_aclk_isp_d_200",
|
|
ENABLE_PCLK_ISP, 22, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_SCALERC, "pclk_smmu_scalerc", "div_aclk_isp_c_200",
|
|
ENABLE_PCLK_ISP, 21, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_DRC, "pclk_smmu_drc", "div_aclk_isp_c_200",
|
|
ENABLE_PCLK_ISP, 20, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_ISP, "pclk_smmu_isp", "div_aclk_isp_c_200",
|
|
ENABLE_PCLK_ISP, 19, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_SCALERP, "pclk_bts_scalerp", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 18, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_3DNR, "pclk_bts_3dnr", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_DIS1, "pclk_bts_dis1", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_DIS0, "pclk_bts_dis0", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_SCALERC, "pclk_bts_scalerc", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_DRC, "pclk_bts_drc", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_ISP, "pclk_bts_isp", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_DIS1, "pclk_asyncaxi_dis1", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_DIS0, "pclk_asyncaxi_dis0", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PMU_ISP, "pclk_pmu_isp", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_ISP, "pclk_sysreg_isp", "div_pclk_isp",
|
|
ENABLE_PCLK_ISP, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_CMU_ISP_LOCAL, "pclk_cmu_isp_local",
|
|
"div_aclk_isp_c_200", ENABLE_PCLK_ISP,
|
|
7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SCALERP, "pclk_scalerp", "div_aclk_isp_d_200",
|
|
ENABLE_PCLK_ISP, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_3DNR, "pclk_3dnr", "div_aclk_isp_d_200",
|
|
ENABLE_PCLK_ISP, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_DIS_CORE, "pclk_dis_core", "div_pclk_isp_dis",
|
|
ENABLE_PCLK_ISP, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_DIS, "pclk_dis", "div_aclk_isp_d_200",
|
|
ENABLE_PCLK_ISP, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SCALERC, "pclk_scalerc", "div_aclk_isp_c_200",
|
|
ENABLE_PCLK_ISP, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_DRC, "pclk_drc", "div_aclk_isp_c_200",
|
|
ENABLE_PCLK_ISP, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP, "pclk_isp", "div_aclk_isp_c_200",
|
|
ENABLE_PCLK_ISP, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_ISP */
|
|
GATE(CLK_SCLK_PIXELASYNCS_DIS, "sclk_pixelasyncs_dis",
|
|
"mout_aclk_isp_dis_400_user", ENABLE_SCLK_ISP,
|
|
5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCM_DIS, "sclk_pixelasyncm_dis",
|
|
"mout_aclk_isp_dis_400_user", ENABLE_SCLK_ISP,
|
|
4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCS_SCALERP, "sclk_pixelasyncs_scalerp",
|
|
"mout_aclk_isp_400_user", ENABLE_SCLK_ISP,
|
|
3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCM_ISPD, "sclk_pixelasyncm_ispd",
|
|
"mout_aclk_isp_400_user", ENABLE_SCLK_ISP,
|
|
2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCS_ISPC, "sclk_pixelasyncs_ispc",
|
|
"mout_aclk_isp_400_user", ENABLE_SCLK_ISP,
|
|
1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCM_ISPC, "sclk_pixelasyncm_ispc",
|
|
"mout_aclk_isp_400_user", ENABLE_SCLK_ISP,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info isp_cmu_info __initconst = {
|
|
.mux_clks = isp_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(isp_mux_clks),
|
|
.div_clks = isp_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(isp_div_clks),
|
|
.gate_clks = isp_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(isp_gate_clks),
|
|
.nr_clk_ids = ISP_NR_CLK,
|
|
.clk_regs = isp_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(isp_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_isp_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &isp_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_isp, "samsung,exynos5433-cmu-isp",
|
|
exynos5433_cmu_isp_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_CAM0
|
|
*/
|
|
#define MUX_SEL_CAM00 0x0200
|
|
#define MUX_SEL_CAM01 0x0204
|
|
#define MUX_SEL_CAM02 0x0208
|
|
#define MUX_SEL_CAM03 0x020c
|
|
#define MUX_SEL_CAM04 0x0210
|
|
#define MUX_ENABLE_CAM00 0x0300
|
|
#define MUX_ENABLE_CAM01 0x0304
|
|
#define MUX_ENABLE_CAM02 0x0308
|
|
#define MUX_ENABLE_CAM03 0x030c
|
|
#define MUX_ENABLE_CAM04 0x0310
|
|
#define MUX_STAT_CAM00 0x0400
|
|
#define MUX_STAT_CAM01 0x0404
|
|
#define MUX_STAT_CAM02 0x0408
|
|
#define MUX_STAT_CAM03 0x040c
|
|
#define MUX_STAT_CAM04 0x0410
|
|
#define MUX_IGNORE_CAM01 0x0504
|
|
#define DIV_CAM00 0x0600
|
|
#define DIV_CAM01 0x0604
|
|
#define DIV_CAM02 0x0608
|
|
#define DIV_CAM03 0x060c
|
|
#define DIV_STAT_CAM00 0x0700
|
|
#define DIV_STAT_CAM01 0x0704
|
|
#define DIV_STAT_CAM02 0x0708
|
|
#define DIV_STAT_CAM03 0x070c
|
|
#define ENABLE_ACLK_CAM00 0X0800
|
|
#define ENABLE_ACLK_CAM01 0X0804
|
|
#define ENABLE_ACLK_CAM02 0X0808
|
|
#define ENABLE_PCLK_CAM0 0X0900
|
|
#define ENABLE_SCLK_CAM0 0X0a00
|
|
#define ENABLE_IP_CAM00 0X0b00
|
|
#define ENABLE_IP_CAM01 0X0b04
|
|
#define ENABLE_IP_CAM02 0X0b08
|
|
#define ENABLE_IP_CAM03 0X0b0C
|
|
|
|
static const unsigned long cam0_clk_regs[] __initconst = {
|
|
MUX_SEL_CAM00,
|
|
MUX_SEL_CAM01,
|
|
MUX_SEL_CAM02,
|
|
MUX_SEL_CAM03,
|
|
MUX_SEL_CAM04,
|
|
MUX_ENABLE_CAM00,
|
|
MUX_ENABLE_CAM01,
|
|
MUX_ENABLE_CAM02,
|
|
MUX_ENABLE_CAM03,
|
|
MUX_ENABLE_CAM04,
|
|
MUX_IGNORE_CAM01,
|
|
DIV_CAM00,
|
|
DIV_CAM01,
|
|
DIV_CAM02,
|
|
DIV_CAM03,
|
|
ENABLE_ACLK_CAM00,
|
|
ENABLE_ACLK_CAM01,
|
|
ENABLE_ACLK_CAM02,
|
|
ENABLE_PCLK_CAM0,
|
|
ENABLE_SCLK_CAM0,
|
|
ENABLE_IP_CAM00,
|
|
ENABLE_IP_CAM01,
|
|
ENABLE_IP_CAM02,
|
|
ENABLE_IP_CAM03,
|
|
};
|
|
PNAME(mout_aclk_cam0_333_user_p) = { "oscclk", "aclk_cam0_333", };
|
|
PNAME(mout_aclk_cam0_400_user_p) = { "oscclk", "aclk_cam0_400", };
|
|
PNAME(mout_aclk_cam0_552_user_p) = { "oscclk", "aclk_cam0_552", };
|
|
|
|
PNAME(mout_phyclk_rxbyteclkhs0_s4_user_p) = { "oscclk",
|
|
"phyclk_rxbyteclkhs0_s4_phy", };
|
|
PNAME(mout_phyclk_rxbyteclkhs0_s2a_user_p) = { "oscclk",
|
|
"phyclk_rxbyteclkhs0_s2a_phy", };
|
|
|
|
PNAME(mout_aclk_lite_d_b_p) = { "mout_aclk_lite_d_a",
|
|
"mout_aclk_cam0_333_user", };
|
|
PNAME(mout_aclk_lite_d_a_p) = { "mout_aclk_cam0_552_user",
|
|
"mout_aclk_cam0_400_user", };
|
|
PNAME(mout_aclk_lite_b_b_p) = { "mout_aclk_lite_b_a",
|
|
"mout_aclk_cam0_333_user", };
|
|
PNAME(mout_aclk_lite_b_a_p) = { "mout_aclk_cam0_552_user",
|
|
"mout_aclk_cam0_400_user", };
|
|
PNAME(mout_aclk_lite_a_b_p) = { "mout_aclk_lite_a_a",
|
|
"mout_aclk_cam0_333_user", };
|
|
PNAME(mout_aclk_lite_a_a_p) = { "mout_aclk_cam0_552_user",
|
|
"mout_aclk_cam0_400_user", };
|
|
PNAME(mout_aclk_cam0_400_p) = { "mout_aclk_cam0_400_user",
|
|
"mout_aclk_cam0_333_user", };
|
|
|
|
PNAME(mout_aclk_csis1_b_p) = { "mout_aclk_csis1_a",
|
|
"mout_aclk_cam0_333_user" };
|
|
PNAME(mout_aclk_csis1_a_p) = { "mout_aclk_cam0_552_user",
|
|
"mout_aclk_cam0_400_user", };
|
|
PNAME(mout_aclk_csis0_b_p) = { "mout_aclk_csis0_a",
|
|
"mout_aclk_cam0_333_user", };
|
|
PNAME(mout_aclk_csis0_a_p) = { "mout_aclk_cam0_552_user",
|
|
"mout_aclk-cam0_400_user", };
|
|
PNAME(mout_aclk_3aa1_b_p) = { "mout_aclk_3aa1_a",
|
|
"mout_aclk_cam0_333_user", };
|
|
PNAME(mout_aclk_3aa1_a_p) = { "mout_aclk_cam0_552_user",
|
|
"mout_aclk_cam0_400_user", };
|
|
PNAME(mout_aclk_3aa0_b_p) = { "mout_aclk_3aa0_a",
|
|
"mout_aclk_cam0_333_user", };
|
|
PNAME(mout_aclk_3aa0_a_p) = { "mout_aclk_cam0_552_user",
|
|
"mout_aclk_cam0_400_user", };
|
|
|
|
PNAME(mout_sclk_lite_freecnt_c_p) = { "mout_sclk_lite_freecnt_b",
|
|
"div_pclk_lite_d", };
|
|
PNAME(mout_sclk_lite_freecnt_b_p) = { "mout_sclk_lite_freecnt_a",
|
|
"div_pclk_pixelasync_lite_c", };
|
|
PNAME(mout_sclk_lite_freecnt_a_p) = { "div_pclk_lite_a",
|
|
"div_pclk_lite_b", };
|
|
PNAME(mout_sclk_pixelasync_lite_c_b_p) = { "mout_sclk_pixelasync_lite_c_a",
|
|
"mout_aclk_cam0_333_user", };
|
|
PNAME(mout_sclk_pixelasync_lite_c_a_p) = { "mout_aclk_cam0_552_user",
|
|
"mout_aclk_cam0_400_user", };
|
|
PNAME(mout_sclk_pixelasync_lite_c_init_b_p) = {
|
|
"mout_sclk_pixelasync_lite_c_init_a",
|
|
"mout_aclk_cam0_400_user", };
|
|
PNAME(mout_sclk_pixelasync_lite_c_init_a_p) = {
|
|
"mout_aclk_cam0_552_user",
|
|
"mout_aclk_cam0_400_user", };
|
|
|
|
static const struct samsung_fixed_rate_clock cam0_fixed_clks[] __initconst = {
|
|
FRATE(CLK_PHYCLK_RXBYTEECLKHS0_S4_PHY, "phyclk_rxbyteclkhs0_s4_phy",
|
|
NULL, 0, 100000000),
|
|
FRATE(CLK_PHYCLK_RXBYTEECLKHS0_S2A_PHY, "phyclk_rxbyteclkhs0_s2a_phy",
|
|
NULL, 0, 100000000),
|
|
};
|
|
|
|
static const struct samsung_mux_clock cam0_mux_clks[] __initconst = {
|
|
/* MUX_SEL_CAM00 */
|
|
MUX(CLK_MOUT_ACLK_CAM0_333_USER, "mout_aclk_cam0_333_user",
|
|
mout_aclk_cam0_333_user_p, MUX_SEL_CAM00, 8, 1),
|
|
MUX(CLK_MOUT_ACLK_CAM0_400_USER, "mout_aclk_cam0_400_user",
|
|
mout_aclk_cam0_400_user_p, MUX_SEL_CAM00, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_CAM0_552_USER, "mout_aclk_cam0_552_user",
|
|
mout_aclk_cam0_552_user_p, MUX_SEL_CAM00, 0, 1),
|
|
|
|
/* MUX_SEL_CAM01 */
|
|
MUX(CLK_MOUT_PHYCLK_RXBYTECLKHS0_S4_USER,
|
|
"mout_phyclk_rxbyteclkhs0_s4_user",
|
|
mout_phyclk_rxbyteclkhs0_s4_user_p,
|
|
MUX_SEL_CAM01, 4, 1),
|
|
MUX(CLK_MOUT_PHYCLK_RXBYTECLKHS0_S2A_USER,
|
|
"mout_phyclk_rxbyteclkhs0_s2a_user",
|
|
mout_phyclk_rxbyteclkhs0_s2a_user_p,
|
|
MUX_SEL_CAM01, 0, 1),
|
|
|
|
/* MUX_SEL_CAM02 */
|
|
MUX(CLK_MOUT_ACLK_LITE_D_B, "mout_aclk_lite_d_b", mout_aclk_lite_d_b_p,
|
|
MUX_SEL_CAM02, 24, 1),
|
|
MUX(CLK_MOUT_ACLK_LITE_D_A, "mout_aclk_lite_d_a", mout_aclk_lite_d_a_p,
|
|
MUX_SEL_CAM02, 20, 1),
|
|
MUX(CLK_MOUT_ACLK_LITE_B_B, "mout_aclk_lite_b_b", mout_aclk_lite_b_b_p,
|
|
MUX_SEL_CAM02, 16, 1),
|
|
MUX(CLK_MOUT_ACLK_LITE_B_A, "mout_aclk_lite_b_a", mout_aclk_lite_b_a_p,
|
|
MUX_SEL_CAM02, 12, 1),
|
|
MUX(CLK_MOUT_ACLK_LITE_A_B, "mout_aclk_lite_a_b", mout_aclk_lite_a_b_p,
|
|
MUX_SEL_CAM02, 8, 1),
|
|
MUX(CLK_MOUT_ACLK_LITE_A_A, "mout_aclk_lite_a_a", mout_aclk_lite_a_a_p,
|
|
MUX_SEL_CAM02, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_CAM0_400, "mout_aclk_cam0_400", mout_aclk_cam0_400_p,
|
|
MUX_SEL_CAM02, 0, 1),
|
|
|
|
/* MUX_SEL_CAM03 */
|
|
MUX(CLK_MOUT_ACLK_CSIS1_B, "mout_aclk_csis1_b", mout_aclk_csis1_b_p,
|
|
MUX_SEL_CAM03, 28, 1),
|
|
MUX(CLK_MOUT_ACLK_CSIS1_A, "mout_aclk_csis1_a", mout_aclk_csis1_a_p,
|
|
MUX_SEL_CAM03, 24, 1),
|
|
MUX(CLK_MOUT_ACLK_CSIS0_B, "mout_aclk_csis0_b", mout_aclk_csis0_b_p,
|
|
MUX_SEL_CAM03, 20, 1),
|
|
MUX(CLK_MOUT_ACLK_CSIS0_A, "mout_aclk_csis0_a", mout_aclk_csis0_a_p,
|
|
MUX_SEL_CAM03, 16, 1),
|
|
MUX(CLK_MOUT_ACLK_3AA1_B, "mout_aclk_3aa1_b", mout_aclk_3aa1_b_p,
|
|
MUX_SEL_CAM03, 12, 1),
|
|
MUX(CLK_MOUT_ACLK_3AA1_A, "mout_aclk_3aa1_a", mout_aclk_3aa1_a_p,
|
|
MUX_SEL_CAM03, 8, 1),
|
|
MUX(CLK_MOUT_ACLK_3AA0_B, "mout_aclk_3aa0_b", mout_aclk_3aa0_b_p,
|
|
MUX_SEL_CAM03, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_3AA0_A, "mout_aclk_3aa0_a", mout_aclk_3aa0_a_p,
|
|
MUX_SEL_CAM03, 0, 1),
|
|
|
|
/* MUX_SEL_CAM04 */
|
|
MUX(CLK_MOUT_SCLK_LITE_FREECNT_C, "mout_sclk_lite_freecnt_c",
|
|
mout_sclk_lite_freecnt_c_p, MUX_SEL_CAM04, 24, 1),
|
|
MUX(CLK_MOUT_SCLK_LITE_FREECNT_B, "mout_sclk_lite_freecnt_b",
|
|
mout_sclk_lite_freecnt_b_p, MUX_SEL_CAM04, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_LITE_FREECNT_A, "mout_sclk_lite_freecnt_a",
|
|
mout_sclk_lite_freecnt_a_p, MUX_SEL_CAM04, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_PIXELASYNC_LITE_C_B, "mout_sclk_pixelasync_lite_c_b",
|
|
mout_sclk_pixelasync_lite_c_b_p, MUX_SEL_CAM04, 12, 1),
|
|
MUX(CLK_MOUT_SCLK_PIXELASYNC_LITE_C_A, "mout_sclk_pixelasync_lite_c_a",
|
|
mout_sclk_pixelasync_lite_c_a_p, MUX_SEL_CAM04, 8, 1),
|
|
MUX(CLK_MOUT_SCLK_PIXELASYNC_LITE_C_INIT_B,
|
|
"mout_sclk_pixelasync_lite_c_init_b",
|
|
mout_sclk_pixelasync_lite_c_init_b_p,
|
|
MUX_SEL_CAM04, 4, 1),
|
|
MUX(CLK_MOUT_SCLK_PIXELASYNC_LITE_C_INIT_A,
|
|
"mout_sclk_pixelasync_lite_c_init_a",
|
|
mout_sclk_pixelasync_lite_c_init_a_p,
|
|
MUX_SEL_CAM04, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock cam0_div_clks[] __initconst = {
|
|
/* DIV_CAM00 */
|
|
DIV(CLK_DIV_PCLK_CAM0_50, "div_pclk_cam0_50", "div_aclk_cam0_200",
|
|
DIV_CAM00, 8, 2),
|
|
DIV(CLK_DIV_ACLK_CAM0_200, "div_aclk_cam0_200", "mout_aclk_cam0_400",
|
|
DIV_CAM00, 4, 3),
|
|
DIV(CLK_DIV_ACLK_CAM0_BUS_400, "div_aclk_cam0_bus_400",
|
|
"mout_aclk_cam0_400", DIV_CAM00, 0, 3),
|
|
|
|
/* DIV_CAM01 */
|
|
DIV(CLK_DIV_PCLK_LITE_D, "div_pclk_lite_d", "div_aclk_lite_d",
|
|
DIV_CAM01, 20, 2),
|
|
DIV(CLK_DIV_ACLK_LITE_D, "div_aclk_lite_d", "mout_aclk_lite_d_b",
|
|
DIV_CAM01, 16, 3),
|
|
DIV(CLK_DIV_PCLK_LITE_B, "div_pclk_lite_b", "div_aclk_lite_b",
|
|
DIV_CAM01, 12, 2),
|
|
DIV(CLK_DIV_ACLK_LITE_B, "div_aclk_lite_b", "mout_aclk_lite_b_b",
|
|
DIV_CAM01, 8, 3),
|
|
DIV(CLK_DIV_PCLK_LITE_A, "div_pclk_lite_a", "div_aclk_lite_a",
|
|
DIV_CAM01, 4, 2),
|
|
DIV(CLK_DIV_ACLK_LITE_A, "div_aclk_lite_a", "mout_aclk_lite_a_b",
|
|
DIV_CAM01, 0, 3),
|
|
|
|
/* DIV_CAM02 */
|
|
DIV(CLK_DIV_ACLK_CSIS1, "div_aclk_csis1", "mout_aclk_csis1_b",
|
|
DIV_CAM02, 20, 3),
|
|
DIV(CLK_DIV_ACLK_CSIS0, "div_aclk_csis0", "mout_aclk_csis0_b",
|
|
DIV_CAM02, 16, 3),
|
|
DIV(CLK_DIV_PCLK_3AA1, "div_pclk_3aa1", "div_aclk_3aa1",
|
|
DIV_CAM02, 12, 2),
|
|
DIV(CLK_DIV_ACLK_3AA1, "div_aclk_3aa1", "mout_aclk_3aa1_b",
|
|
DIV_CAM02, 8, 3),
|
|
DIV(CLK_DIV_PCLK_3AA0, "div_pclk_3aa0", "div_aclk_3aa0",
|
|
DIV_CAM02, 4, 2),
|
|
DIV(CLK_DIV_ACLK_3AA0, "div_aclk_3aa0", "mout_aclk_3aa0_b",
|
|
DIV_CAM02, 0, 3),
|
|
|
|
/* DIV_CAM03 */
|
|
DIV(CLK_DIV_SCLK_PIXELASYNC_LITE_C, "div_sclk_pixelasync_lite_c",
|
|
"mout_sclk_pixelasync_lite_c_b", DIV_CAM03, 8, 3),
|
|
DIV(CLK_DIV_PCLK_PIXELASYNC_LITE_C, "div_pclk_pixelasync_lite_c",
|
|
"div_sclk_pixelasync_lite_c_init", DIV_CAM03, 4, 2),
|
|
DIV(CLK_DIV_SCLK_PIXELASYNC_LITE_C_INIT,
|
|
"div_sclk_pixelasync_lite_c_init",
|
|
"mout_sclk_pixelasync_lite_c_init_b", DIV_CAM03, 0, 3),
|
|
};
|
|
|
|
static const struct samsung_gate_clock cam0_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_CAM00 */
|
|
GATE(CLK_ACLK_CSIS1, "aclk_csis1", "div_aclk_csis1", ENABLE_ACLK_CAM00,
|
|
6, 0, 0),
|
|
GATE(CLK_ACLK_CSIS0, "aclk_csis0", "div_aclk_csis0", ENABLE_ACLK_CAM00,
|
|
5, 0, 0),
|
|
GATE(CLK_ACLK_3AA1, "aclk_3aa1", "div_aclk_3aa1", ENABLE_ACLK_CAM00,
|
|
4, 0, 0),
|
|
GATE(CLK_ACLK_3AA0, "aclk_3aa0", "div_aclk_3aa0", ENABLE_ACLK_CAM00,
|
|
3, 0, 0),
|
|
GATE(CLK_ACLK_LITE_D, "aclk_lite_d", "div_aclk_lite_d",
|
|
ENABLE_ACLK_CAM00, 2, 0, 0),
|
|
GATE(CLK_ACLK_LITE_B, "aclk_lite_b", "div_aclk_lite_b",
|
|
ENABLE_ACLK_CAM00, 1, 0, 0),
|
|
GATE(CLK_ACLK_LITE_A, "aclk_lite_a", "div_aclk_lite_a",
|
|
ENABLE_ACLK_CAM00, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_CAM01 */
|
|
GATE(CLK_ACLK_AHBSYNCDN, "aclk_ahbsyncdn", "div_aclk_cam0_200",
|
|
ENABLE_ACLK_CAM01, 31, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_LITE_D, "aclk_axius_lite_d", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM01, 30, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_LITE_B, "aclk_axius_lite_b", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM01, 29, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_LITE_A, "aclk_axius_lite_a", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM01, 28, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBM_3AA1, "aclk_asyncapbm_3aa1", "div_pclk_3aa1",
|
|
ENABLE_ACLK_CAM01, 27, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBS_3AA1, "aclk_asyncapbs_3aa1", "div_aclk_3aa1",
|
|
ENABLE_ACLK_CAM01, 26, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBM_3AA0, "aclk_asyncapbm_3aa0", "div_pclk_3aa0",
|
|
ENABLE_ACLK_CAM01, 25, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBS_3AA0, "aclk_asyncapbs_3aa0", "div_aclk_3aa0",
|
|
ENABLE_ACLK_CAM01, 24, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBM_LITE_D, "aclk_asyncapbm_lite_d",
|
|
"div_pclk_lite_d", ENABLE_ACLK_CAM01,
|
|
23, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBS_LITE_D, "aclk_asyncapbs_lite_d",
|
|
"div_aclk_cam0_200", ENABLE_ACLK_CAM01,
|
|
22, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBM_LITE_B, "aclk_asyncapbm_lite_b",
|
|
"div_pclk_lite_b", ENABLE_ACLK_CAM01,
|
|
21, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBS_LITE_B, "aclk_asyncapbs_lite_b",
|
|
"div_aclk_cam0_200", ENABLE_ACLK_CAM01,
|
|
20, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBM_LITE_A, "aclk_asyncapbm_lite_a",
|
|
"div_pclk_lite_a", ENABLE_ACLK_CAM01,
|
|
19, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBS_LITE_A, "aclk_asyncapbs_lite_a",
|
|
"div_aclk_cam0_200", ENABLE_ACLK_CAM01,
|
|
18, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_ISP0P, "aclk_asyncaxim_isp0p",
|
|
"div_aclk_cam0_200", ENABLE_ACLK_CAM01,
|
|
17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_3AA1, "aclk_asyncaxim_3aa1",
|
|
"div_aclk_cam0_bus_400", ENABLE_ACLK_CAM01,
|
|
16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_3AA1, "aclk_asyncaxis_3aa1",
|
|
"div_aclk_3aa1", ENABLE_ACLK_CAM01,
|
|
15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_3AA0, "aclk_asyncaxim_3aa0",
|
|
"div_aclk_cam0_bus_400", ENABLE_ACLK_CAM01,
|
|
14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_3AA0, "aclk_asyncaxis_3aa0",
|
|
"div_aclk_3aa0", ENABLE_ACLK_CAM01,
|
|
13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_LITE_D, "aclk_asyncaxim_lite_d",
|
|
"div_aclk_cam0_bus_400", ENABLE_ACLK_CAM01,
|
|
12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_LITE_D, "aclk_asyncaxis_lite_d",
|
|
"div_aclk_lite_d", ENABLE_ACLK_CAM01,
|
|
11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_LITE_B, "aclk_asyncaxim_lite_b",
|
|
"div_aclk_cam0_bus_400", ENABLE_ACLK_CAM01,
|
|
10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_LITE_B, "aclk_asyncaxis_lite_b",
|
|
"div_aclk_lite_b", ENABLE_ACLK_CAM01,
|
|
9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_LITE_A, "aclk_asyncaxim_lite_a",
|
|
"div_aclk_cam0_bus_400", ENABLE_ACLK_CAM01,
|
|
8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_LITE_A, "aclk_asyncaxis_lite_a",
|
|
"div_aclk_lite_a", ENABLE_ACLK_CAM01,
|
|
7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_ISPSFRP, "aclk_ahb2apb_ispsfrp",
|
|
"div_pclk_cam0_50", ENABLE_ACLK_CAM01,
|
|
6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXI2APB_ISP0P, "aclk_axi2apb_isp0p", "div_aclk_cam0_200",
|
|
ENABLE_ACLK_CAM01, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXI2AHB_ISP0P, "aclk_axi2ahb_isp0p", "div_aclk_cam0_200",
|
|
ENABLE_ACLK_CAM01, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_IS0X, "aclk_xiu_is0x", "div_aclk_cam0_200",
|
|
ENABLE_ACLK_CAM01, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_ISP0EX, "aclk_xiu_isp0ex", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM01, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_CAM0NP_276, "aclk_cam0np_276", "div_aclk_cam0_200",
|
|
ENABLE_ACLK_CAM01, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_CAM0ND_400, "aclk_cam0nd_400", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM01, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_ACLK_CAM02 */
|
|
GATE(CLK_ACLK_SMMU_3AA1, "aclk_smmu_3aa1", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_3AA0, "aclk_smmu_3aa0", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_LITE_D, "aclk_smmu_lite_d", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_LITE_B, "aclk_smmu_lite_b", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_LITE_A, "aclk_smmu_lite_a", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_3AA1, "aclk_bts_3aa1", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_3AA0, "aclk_bts_3aa0", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_LITE_D, "aclk_bts_lite_d", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_LITE_B, "aclk_bts_lite_b", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_LITE_A, "aclk_bts_lite_a", "div_aclk_cam0_bus_400",
|
|
ENABLE_ACLK_CAM02, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_CAM0 */
|
|
GATE(CLK_PCLK_SMMU_3AA1, "pclk_smmu_3aa1", "div_aclk_cam0_200",
|
|
ENABLE_PCLK_CAM0, 25, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_3AA0, "pclk_smmu_3aa0", "div_aclk_cam0_200",
|
|
ENABLE_PCLK_CAM0, 24, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_LITE_D, "pclk_smmu_lite_d", "div_aclk_cam0_200",
|
|
ENABLE_PCLK_CAM0, 23, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_LITE_B, "pclk_smmu_lite_b", "div_aclk_cam0_200",
|
|
ENABLE_PCLK_CAM0, 22, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_LITE_A, "pclk_smmu_lite_a", "div_aclk_cam0_200",
|
|
ENABLE_PCLK_CAM0, 21, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_3AA1, "pclk_bts_3aa1", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 20, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_3AA0, "pclk_bts_3aa0", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 19, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_LITE_D, "pclk_bts_lite_d", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 18, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_LITE_B, "pclk_bts_lite_b", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_LITE_A, "pclk_bts_lite_a", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_CAM1, "pclk_asyncaxi_cam1", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_3AA1, "pclk_asyncaxi_3aa1", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_3AA0, "pclk_asyncaxi_3aa0", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_LITE_D, "pclk_asyncaxi_lite_d",
|
|
"div_pclk_cam0_50", ENABLE_PCLK_CAM0,
|
|
12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_LITE_B, "pclk_asyncaxi_lite_b",
|
|
"div_pclk_cam0_50", ENABLE_PCLK_CAM0,
|
|
11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXI_LITE_A, "pclk_asyncaxi_lite_a",
|
|
"div_pclk_cam0_50", ENABLE_PCLK_CAM0,
|
|
10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PMU_CAM0, "pclk_pmu_cam0", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_CAM0, "pclk_sysreg_cam0", "div_pclk_cam0_50",
|
|
ENABLE_PCLK_CAM0, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_CMU_CAM0_LOCAL, "pclk_cmu_cam0_local",
|
|
"div_aclk_cam0_200", ENABLE_PCLK_CAM0,
|
|
7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_CSIS1, "pclk_csis1", "div_aclk_cam0_200",
|
|
ENABLE_PCLK_CAM0, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_CSIS0, "pclk_csis0", "div_aclk_cam0_200",
|
|
ENABLE_PCLK_CAM0, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_3AA1, "pclk_3aa1", "div_pclk_3aa1",
|
|
ENABLE_PCLK_CAM0, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_3AA0, "pclk_3aa0", "div_pclk_3aa0",
|
|
ENABLE_PCLK_CAM0, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_LITE_D, "pclk_lite_d", "div_pclk_lite_d",
|
|
ENABLE_PCLK_CAM0, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_LITE_B, "pclk_lite_b", "div_pclk_lite_b",
|
|
ENABLE_PCLK_CAM0, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_LITE_A, "pclk_lite_a", "div_pclk_lite_a",
|
|
ENABLE_PCLK_CAM0, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_CAM0 */
|
|
GATE(CLK_PHYCLK_RXBYTECLKHS0_S4, "phyclk_rxbyteclkhs0_s4",
|
|
"mout_phyclk_rxbyteclkhs0_s4_user",
|
|
ENABLE_SCLK_CAM0, 8, 0, 0),
|
|
GATE(CLK_PHYCLK_RXBYTECLKHS0_S2A, "phyclk_rxbyteclkhs0_s2a",
|
|
"mout_phyclk_rxbyteclkhs0_s2a_user",
|
|
ENABLE_SCLK_CAM0, 7, 0, 0),
|
|
GATE(CLK_SCLK_LITE_FREECNT, "sclk_lite_freecnt",
|
|
"mout_sclk_lite_freecnt_c", ENABLE_SCLK_CAM0, 6, 0, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCM_3AA1, "sclk_pixelasycm_3aa1",
|
|
"div_aclk_3aa1", ENABLE_SCLK_CAM0, 5, 0, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCM_3AA0, "sclk_pixelasycm_3aa0",
|
|
"div_aclk_3aa0", ENABLE_SCLK_CAM0, 4, 0, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCS_3AA0, "sclk_pixelasycs_3aa0",
|
|
"div_aclk_3aa0", ENABLE_SCLK_CAM0, 3, 0, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCM_LITE_C, "sclk_pixelasyncm_lite_c",
|
|
"div_sclk_pixelasync_lite_c",
|
|
ENABLE_SCLK_CAM0, 2, 0, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCM_LITE_C_INIT, "sclk_pixelasyncm_lite_c_init",
|
|
"div_sclk_pixelasync_lite_c_init",
|
|
ENABLE_SCLK_CAM0, 1, 0, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCS_LITE_C_INIT, "sclk_pixelasyncs_lite_c_init",
|
|
"div_sclk_pixelasync_lite_c",
|
|
ENABLE_SCLK_CAM0, 0, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info cam0_cmu_info __initconst = {
|
|
.mux_clks = cam0_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(cam0_mux_clks),
|
|
.div_clks = cam0_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(cam0_div_clks),
|
|
.gate_clks = cam0_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(cam0_gate_clks),
|
|
.fixed_clks = cam0_fixed_clks,
|
|
.nr_fixed_clks = ARRAY_SIZE(cam0_fixed_clks),
|
|
.nr_clk_ids = CAM0_NR_CLK,
|
|
.clk_regs = cam0_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(cam0_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_cam0_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &cam0_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_cam0, "samsung,exynos5433-cmu-cam0",
|
|
exynos5433_cmu_cam0_init);
|
|
|
|
/*
|
|
* Register offset definitions for CMU_CAM1
|
|
*/
|
|
#define MUX_SEL_CAM10 0x0200
|
|
#define MUX_SEL_CAM11 0x0204
|
|
#define MUX_SEL_CAM12 0x0208
|
|
#define MUX_ENABLE_CAM10 0x0300
|
|
#define MUX_ENABLE_CAM11 0x0304
|
|
#define MUX_ENABLE_CAM12 0x0308
|
|
#define MUX_STAT_CAM10 0x0400
|
|
#define MUX_STAT_CAM11 0x0404
|
|
#define MUX_STAT_CAM12 0x0408
|
|
#define MUX_IGNORE_CAM11 0x0504
|
|
#define DIV_CAM10 0x0600
|
|
#define DIV_CAM11 0x0604
|
|
#define DIV_STAT_CAM10 0x0700
|
|
#define DIV_STAT_CAM11 0x0704
|
|
#define ENABLE_ACLK_CAM10 0X0800
|
|
#define ENABLE_ACLK_CAM11 0X0804
|
|
#define ENABLE_ACLK_CAM12 0X0808
|
|
#define ENABLE_PCLK_CAM1 0X0900
|
|
#define ENABLE_SCLK_CAM1 0X0a00
|
|
#define ENABLE_IP_CAM10 0X0b00
|
|
#define ENABLE_IP_CAM11 0X0b04
|
|
#define ENABLE_IP_CAM12 0X0b08
|
|
|
|
static const unsigned long cam1_clk_regs[] __initconst = {
|
|
MUX_SEL_CAM10,
|
|
MUX_SEL_CAM11,
|
|
MUX_SEL_CAM12,
|
|
MUX_ENABLE_CAM10,
|
|
MUX_ENABLE_CAM11,
|
|
MUX_ENABLE_CAM12,
|
|
MUX_IGNORE_CAM11,
|
|
DIV_CAM10,
|
|
DIV_CAM11,
|
|
ENABLE_ACLK_CAM10,
|
|
ENABLE_ACLK_CAM11,
|
|
ENABLE_ACLK_CAM12,
|
|
ENABLE_PCLK_CAM1,
|
|
ENABLE_SCLK_CAM1,
|
|
ENABLE_IP_CAM10,
|
|
ENABLE_IP_CAM11,
|
|
ENABLE_IP_CAM12,
|
|
};
|
|
|
|
PNAME(mout_sclk_isp_uart_user_p) = { "oscclk", "sclk_isp_uart_cam1", };
|
|
PNAME(mout_sclk_isp_spi1_user_p) = { "oscclk", "sclk_isp_spi1_cam1", };
|
|
PNAME(mout_sclk_isp_spi0_user_p) = { "oscclk", "sclk_isp_spi0_cam1", };
|
|
|
|
PNAME(mout_aclk_cam1_333_user_p) = { "oscclk", "aclk_cam1_333", };
|
|
PNAME(mout_aclk_cam1_400_user_p) = { "oscclk", "aclk_cam1_400", };
|
|
PNAME(mout_aclk_cam1_552_user_p) = { "oscclk", "aclk_cam1_552", };
|
|
|
|
PNAME(mout_phyclk_rxbyteclkhs0_s2b_user_p) = { "oscclk",
|
|
"phyclk_rxbyteclkhs0_s2b_phy", };
|
|
|
|
PNAME(mout_aclk_csis2_b_p) = { "mout_aclk_csis2_a",
|
|
"mout_aclk_cam1_333_user", };
|
|
PNAME(mout_aclk_csis2_a_p) = { "mout_aclk_cam1_552_user",
|
|
"mout_aclk_cam1_400_user", };
|
|
|
|
PNAME(mout_aclk_fd_b_p) = { "mout_aclk_fd_a",
|
|
"mout_aclk_cam1_333_user", };
|
|
PNAME(mout_aclk_fd_a_p) = { "mout_aclk_cam1_552_user",
|
|
"mout_aclk_cam1_400_user", };
|
|
|
|
PNAME(mout_aclk_lite_c_b_p) = { "mout_aclk_lite_c_a",
|
|
"mout_aclk_cam1_333_user", };
|
|
PNAME(mout_aclk_lite_c_a_p) = { "mout_aclk_cam1_552_user",
|
|
"mout_aclk_cam1_400_user", };
|
|
|
|
static const struct samsung_fixed_rate_clock cam1_fixed_clks[] __initconst = {
|
|
FRATE(CLK_PHYCLK_RXBYTEECLKHS0_S2B, "phyclk_rxbyteclkhs0_s2b_phy", NULL,
|
|
0, 100000000),
|
|
};
|
|
|
|
static const struct samsung_mux_clock cam1_mux_clks[] __initconst = {
|
|
/* MUX_SEL_CAM10 */
|
|
MUX(CLK_MOUT_SCLK_ISP_UART_USER, "mout_sclk_isp_uart_user",
|
|
mout_sclk_isp_uart_user_p, MUX_SEL_CAM10, 20, 1),
|
|
MUX(CLK_MOUT_SCLK_ISP_SPI1_USER, "mout_sclk_isp_spi1_user",
|
|
mout_sclk_isp_spi1_user_p, MUX_SEL_CAM10, 16, 1),
|
|
MUX(CLK_MOUT_SCLK_ISP_SPI0_USER, "mout_sclk_isp_spi0_user",
|
|
mout_sclk_isp_spi0_user_p, MUX_SEL_CAM10, 12, 1),
|
|
MUX(CLK_MOUT_ACLK_CAM1_333_USER, "mout_aclk_cam1_333_user",
|
|
mout_aclk_cam1_333_user_p, MUX_SEL_CAM10, 8, 1),
|
|
MUX(CLK_MOUT_ACLK_CAM1_400_USER, "mout_aclk_cam1_400_user",
|
|
mout_aclk_cam1_400_user_p, MUX_SEL_CAM10, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_CAM1_552_USER, "mout_aclk_cam1_552_user",
|
|
mout_aclk_cam1_552_user_p, MUX_SEL_CAM10, 0, 1),
|
|
|
|
/* MUX_SEL_CAM11 */
|
|
MUX(CLK_MOUT_PHYCLK_RXBYTECLKHS0_S2B_USER,
|
|
"mout_phyclk_rxbyteclkhs0_s2b_user",
|
|
mout_phyclk_rxbyteclkhs0_s2b_user_p,
|
|
MUX_SEL_CAM11, 0, 1),
|
|
|
|
/* MUX_SEL_CAM12 */
|
|
MUX(CLK_MOUT_ACLK_CSIS2_B, "mout_aclk_csis2_b", mout_aclk_csis2_b_p,
|
|
MUX_SEL_CAM12, 20, 1),
|
|
MUX(CLK_MOUT_ACLK_CSIS2_A, "mout_aclk_csis2_a", mout_aclk_csis2_a_p,
|
|
MUX_SEL_CAM12, 16, 1),
|
|
MUX(CLK_MOUT_ACLK_FD_B, "mout_aclk_fd_b", mout_aclk_fd_b_p,
|
|
MUX_SEL_CAM12, 12, 1),
|
|
MUX(CLK_MOUT_ACLK_FD_A, "mout_aclk_fd_a", mout_aclk_fd_a_p,
|
|
MUX_SEL_CAM12, 8, 1),
|
|
MUX(CLK_MOUT_ACLK_LITE_C_B, "mout_aclk_lite_c_b", mout_aclk_lite_c_b_p,
|
|
MUX_SEL_CAM12, 4, 1),
|
|
MUX(CLK_MOUT_ACLK_LITE_C_A, "mout_aclk_lite_c_a", mout_aclk_lite_c_a_p,
|
|
MUX_SEL_CAM12, 0, 1),
|
|
};
|
|
|
|
static const struct samsung_div_clock cam1_div_clks[] __initconst = {
|
|
/* DIV_CAM10 */
|
|
DIV(CLK_DIV_SCLK_ISP_MPWM, "div_sclk_isp_mpwm",
|
|
"div_pclk_cam1_83", DIV_CAM10, 16, 2),
|
|
DIV(CLK_DIV_PCLK_CAM1_83, "div_pclk_cam1_83",
|
|
"mout_aclk_cam1_333_user", DIV_CAM10, 12, 2),
|
|
DIV(CLK_DIV_PCLK_CAM1_166, "div_pclk_cam1_166",
|
|
"mout_aclk_cam1_333_user", DIV_CAM10, 8, 2),
|
|
DIV(CLK_DIV_PCLK_DBG_CAM1, "div_pclk_dbg_cam1",
|
|
"mout_aclk_cam1_552_user", DIV_CAM10, 4, 3),
|
|
DIV(CLK_DIV_ATCLK_CAM1, "div_atclk_cam1", "mout_aclk_cam1_552_user",
|
|
DIV_CAM10, 0, 3),
|
|
|
|
/* DIV_CAM11 */
|
|
DIV(CLK_DIV_ACLK_CSIS2, "div_aclk_csis2", "mout_aclk_csis2_b",
|
|
DIV_CAM11, 16, 3),
|
|
DIV(CLK_DIV_PCLK_FD, "div_pclk_fd", "div_aclk_fd", DIV_CAM11, 12, 2),
|
|
DIV(CLK_DIV_ACLK_FD, "div_aclk_fd", "mout_aclk_fd_b", DIV_CAM11, 8, 3),
|
|
DIV(CLK_DIV_PCLK_LITE_C, "div_pclk_lite_c", "div_aclk_lite_c",
|
|
DIV_CAM11, 4, 2),
|
|
DIV(CLK_DIV_ACLK_LITE_C, "div_aclk_lite_c", "mout_aclk_lite_c_b",
|
|
DIV_CAM11, 0, 3),
|
|
};
|
|
|
|
static const struct samsung_gate_clock cam1_gate_clks[] __initconst = {
|
|
/* ENABLE_ACLK_CAM10 */
|
|
GATE(CLK_ACLK_ISP_GIC, "aclk_isp_gic", "mout_aclk_cam1_333_user",
|
|
ENABLE_ACLK_CAM10, 4, 0, 0),
|
|
GATE(CLK_ACLK_FD, "aclk_fd", "div_aclk_fd",
|
|
ENABLE_ACLK_CAM10, 3, 0, 0),
|
|
GATE(CLK_ACLK_LITE_C, "aclk_lite_c", "div_aclk_lite_c",
|
|
ENABLE_ACLK_CAM10, 1, 0, 0),
|
|
GATE(CLK_ACLK_CSIS2, "aclk_csis2", "div_aclk_csis2",
|
|
ENABLE_ACLK_CAM10, 0, 0, 0),
|
|
|
|
/* ENABLE_ACLK_CAM11 */
|
|
GATE(CLK_ACLK_ASYNCAPBM_FD, "aclk_asyncapbm_fd", "div_pclk_fd",
|
|
ENABLE_ACLK_CAM11, 29, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBS_FD, "aclk_asyncapbs_fd", "div_pclk_cam1_166",
|
|
ENABLE_ACLK_CAM11, 28, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBM_LITE_C, "aclk_asyncapbm_lite_c",
|
|
"div_pclk_lite_c", ENABLE_ACLK_CAM11,
|
|
27, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAPBS_LITE_C, "aclk_asyncapbs_lite_c",
|
|
"div_pclk_cam1_166", ENABLE_ACLK_CAM11,
|
|
26, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAHBS_SFRISP2H2, "aclk_asyncahbs_sfrisp2h2",
|
|
"div_pclk_cam1_83", ENABLE_ACLK_CAM11,
|
|
25, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAHBS_SFRISP2H1, "aclk_asyncahbs_sfrisp2h1",
|
|
"div_pclk_cam1_83", ENABLE_ACLK_CAM11,
|
|
24, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_CA5, "aclk_asyncaxim_ca5",
|
|
"mout_aclk_cam1_333_user", ENABLE_ACLK_CAM11,
|
|
23, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_CA5, "aclk_asyncaxis_ca5",
|
|
"mout_aclk_cam1_552_user", ENABLE_ACLK_CAM11,
|
|
22, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_ISPX2, "aclk_asyncaxis_ispx2",
|
|
"mout_aclk_cam1_333_user", ENABLE_ACLK_CAM11,
|
|
21, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_ISPX1, "aclk_asyncaxis_ispx1",
|
|
"mout_aclk_cam1_333_user", ENABLE_ACLK_CAM11,
|
|
20, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_ISPX0, "aclk_asyncaxis_ispx0",
|
|
"mout_aclk_cam1_333_user", ENABLE_ACLK_CAM11,
|
|
19, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_ISPEX, "aclk_asyncaxim_ispex",
|
|
"mout_aclk_cam1_400_user", ENABLE_ACLK_CAM11,
|
|
18, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_ISP3P, "aclk_asyncaxim_isp3p",
|
|
"mout_aclk_cam1_400_user", ENABLE_ACLK_CAM11,
|
|
17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_ISP3P, "aclk_asyncaxis_isp3p",
|
|
"mout_aclk_cam1_333_user", ENABLE_ACLK_CAM11,
|
|
16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_FD, "aclk_asyncaxim_fd",
|
|
"mout_aclk_cam1_400_user", ENABLE_ACLK_CAM11,
|
|
15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_FD, "aclk_asyncaxis_fd", "div_aclk_fd",
|
|
ENABLE_ACLK_CAM11, 14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIM_LITE_C, "aclk_asyncaxim_lite_c",
|
|
"mout_aclk_cam1_400_user", ENABLE_ACLK_CAM11,
|
|
13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_ASYNCAXIS_LITE_C, "aclk_asyncaxis_lite_c",
|
|
"div_aclk_lite_c", ENABLE_ACLK_CAM11,
|
|
12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_ISP5P, "aclk_ahb2apb_isp5p", "div_pclk_cam1_83",
|
|
ENABLE_ACLK_CAM11, 11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB2APB_ISP3P, "aclk_ahb2apb_isp3p", "div_pclk_cam1_83",
|
|
ENABLE_ACLK_CAM11, 10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXI2APB_ISP3P, "aclk_axi2apb_isp3p",
|
|
"mout_aclk_cam1_333_user", ENABLE_ACLK_CAM11,
|
|
9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHB_SFRISP2H, "aclk_ahb_sfrisp2h", "div_pclk_cam1_83",
|
|
ENABLE_ACLK_CAM11, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXI_ISP_HX_R, "aclk_axi_isp_hx_r", "div_pclk_cam1_166",
|
|
ENABLE_ACLK_CAM11, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXI_ISP_CX_R, "aclk_axi_isp_cx_r", "div_pclk_cam1_166",
|
|
ENABLE_ACLK_CAM11, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXI_ISP_HX, "aclk_axi_isp_hx", "mout_aclk_cam1_333_user",
|
|
ENABLE_ACLK_CAM11, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXI_ISP_CX, "aclk_axi_isp_cx", "mout_aclk_cam1_333_user",
|
|
ENABLE_ACLK_CAM11, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_ISPX, "aclk_xiu_ispx", "mout_aclk_cam1_333_user",
|
|
ENABLE_ACLK_CAM11, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_XIU_ISPEX, "aclk_xiu_ispex", "mout_aclk_cam1_400_user",
|
|
ENABLE_ACLK_CAM11, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_CAM1NP_333, "aclk_cam1np_333", "mout_aclk_cam1_333_user",
|
|
ENABLE_ACLK_CAM11, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_CAM1ND_400, "aclk_cam1nd_400", "mout_aclk_cam1_400_user",
|
|
ENABLE_ACLK_CAM11, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_ACLK_CAM12 */
|
|
GATE(CLK_ACLK_SMMU_ISPCPU, "aclk_smmu_ispcpu",
|
|
"mout_aclk_cam1_400_user", ENABLE_ACLK_CAM12,
|
|
10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_FD, "aclk_smmu_fd", "mout_aclk_cam1_400_user",
|
|
ENABLE_ACLK_CAM12, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_SMMU_LITE_C, "aclk_smmu_lite_c",
|
|
"mout_aclk_cam1_400_user", ENABLE_ACLK_CAM12,
|
|
8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_ISP3P, "aclk_bts_isp3p", "mout_aclk_cam1_400_user",
|
|
ENABLE_ACLK_CAM12, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_FD, "aclk_bts_fd", "mout_aclk_cam1_400_user",
|
|
ENABLE_ACLK_CAM12, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_BTS_LITE_C, "aclk_bts_lite_c", "mout_aclk_cam1_400_user",
|
|
ENABLE_ACLK_CAM12, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHBDN_SFRISP2H, "aclk_ahbdn_sfrisp2h",
|
|
"mout_aclk_cam1_333_user", ENABLE_ACLK_CAM12,
|
|
4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AHBDN_ISP5P, "aclk_aclk-shbdn_isp5p",
|
|
"mout_aclk_cam1_333_user", ENABLE_ACLK_CAM12,
|
|
3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_ISP3P, "aclk_axius_isp3p",
|
|
"mout_aclk_cam1_400_user", ENABLE_ACLK_CAM12,
|
|
2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_FD, "aclk_axius_fd", "mout_aclk_cam1_400_user",
|
|
ENABLE_ACLK_CAM12, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_ACLK_AXIUS_LITE_C, "aclk_axius_lite_c",
|
|
"mout_aclk_cam1_400_user", ENABLE_ACLK_CAM12,
|
|
0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_PCLK_CAM1 */
|
|
GATE(CLK_PCLK_SMMU_ISPCPU, "pclk_smmu_ispcpu", "div_pclk_cam1_166",
|
|
ENABLE_PCLK_CAM1, 27, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_FD, "pclk_smmu_fd", "div_pclk_cam1_166",
|
|
ENABLE_PCLK_CAM1, 26, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SMMU_LITE_C, "pclk_smmu_lite_c", "div_pclk_cam1_166",
|
|
ENABLE_PCLK_CAM1, 25, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_ISP3P, "pclk_bts_isp3p", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 24, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_FD, "pclk_bts_fd", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 23, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_BTS_LITE_C, "pclk_bts_lite_c", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 22, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXIM_CA5, "pclk_asyncaxim_ca5", "div_pclk_cam1_166",
|
|
ENABLE_PCLK_CAM1, 21, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXIM_ISPEX, "pclk_asyncaxim_ispex",
|
|
"div_pclk_cam1_83", ENABLE_PCLK_CAM1,
|
|
20, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXIM_ISP3P, "pclk_asyncaxim_isp3p",
|
|
"div_pclk_cam1_83", ENABLE_PCLK_CAM1,
|
|
19, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXIM_FD, "pclk_asyncaxim_fd", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 18, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ASYNCAXIM_LITE_C, "pclk_asyncaxim_lite_c",
|
|
"div_pclk_cam1_83", ENABLE_PCLK_CAM1,
|
|
17, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_PMU_CAM1, "pclk_pmu_cam1", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 16, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_SYSREG_CAM1, "pclk_sysreg_cam1", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 15, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_CMU_CAM1_LOCAL, "pclk_cmu_cam1_local",
|
|
"div_pclk_cam1_166", ENABLE_PCLK_CAM1,
|
|
14, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_MCTADC, "pclk_isp_mctadc", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 13, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_WDT, "pclk_isp_wdt", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 12, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_PWM, "pclk_isp_pwm", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 11, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_UART, "pclk_isp_uart", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 10, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_MCUCTL, "pclk_isp_mcuctl", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 9, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_SPI1, "pclk_isp_spi1", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 8, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_SPI0, "pclk_isp_spi0", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 7, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_I2C2, "pclk_isp_i2c2", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 6, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_I2C1, "pclk_isp_i2c1", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 5, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_I2C0, "pclk_isp_i2c0", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 4, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_ISP_MPWM, "pclk_isp_mpwm", "div_pclk_cam1_83",
|
|
ENABLE_PCLK_CAM1, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_FD, "pclk_fd", "div_pclk_fd",
|
|
ENABLE_PCLK_CAM1, 3, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_LITE_C, "pclk_lite_c", "div_pclk_lite_c",
|
|
ENABLE_PCLK_CAM1, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(CLK_PCLK_CSIS2, "pclk_csis2", "div_pclk_cam1_166",
|
|
ENABLE_PCLK_CAM1, 0, CLK_IGNORE_UNUSED, 0),
|
|
|
|
/* ENABLE_SCLK_CAM1 */
|
|
GATE(CLK_SCLK_ISP_I2C2, "sclk_isp_i2c2", "oscclk", ENABLE_SCLK_CAM1,
|
|
15, 0, 0),
|
|
GATE(CLK_SCLK_ISP_I2C1, "sclk_isp_i2c1", "oscclk", ENABLE_SCLK_CAM1,
|
|
14, 0, 0),
|
|
GATE(CLK_SCLK_ISP_I2C0, "sclk_isp_i2c0", "oscclk", ENABLE_SCLK_CAM1,
|
|
13, 0, 0),
|
|
GATE(CLK_SCLK_ISP_PWM, "sclk_isp_pwm", "oscclk", ENABLE_SCLK_CAM1,
|
|
12, 0, 0),
|
|
GATE(CLK_PHYCLK_RXBYTECLKHS0_S2B, "phyclk_rxbyteclkhs0_s2b",
|
|
"mout_phyclk_rxbyteclkhs0_s2b_user",
|
|
ENABLE_SCLK_CAM1, 11, 0, 0),
|
|
GATE(CLK_SCLK_LITE_C_FREECNT, "sclk_lite_c_freecnt", "div_pclk_lite_c",
|
|
ENABLE_SCLK_CAM1, 10, 0, 0),
|
|
GATE(CLK_SCLK_PIXELASYNCM_FD, "sclk_pixelasyncm_fd", "div_aclk_fd",
|
|
ENABLE_SCLK_CAM1, 9, 0, 0),
|
|
GATE(CLK_SCLK_ISP_MCTADC, "sclk_isp_mctadc", "sclk_isp_mctadc_cam1",
|
|
ENABLE_SCLK_CAM1, 7, 0, 0),
|
|
GATE(CLK_SCLK_ISP_UART, "sclk_isp_uart", "mout_sclk_isp_uart_user",
|
|
ENABLE_SCLK_CAM1, 6, 0, 0),
|
|
GATE(CLK_SCLK_ISP_SPI1, "sclk_isp_spi1", "mout_sclk_isp_spi1_user",
|
|
ENABLE_SCLK_CAM1, 5, 0, 0),
|
|
GATE(CLK_SCLK_ISP_SPI0, "sclk_isp_spi0", "mout_sclk_isp_spi0_user",
|
|
ENABLE_SCLK_CAM1, 4, 0, 0),
|
|
GATE(CLK_SCLK_ISP_MPWM, "sclk_isp_mpwm", "div_sclk_isp_mpwm",
|
|
ENABLE_SCLK_CAM1, 3, 0, 0),
|
|
GATE(CLK_PCLK_DBG_ISP, "sclk_dbg_isp", "div_pclk_dbg_cam1",
|
|
ENABLE_SCLK_CAM1, 2, 0, 0),
|
|
GATE(CLK_ATCLK_ISP, "atclk_isp", "div_atclk_cam1",
|
|
ENABLE_SCLK_CAM1, 1, 0, 0),
|
|
GATE(CLK_SCLK_ISP_CA5, "sclk_isp_ca5", "mout_aclk_cam1_552_user",
|
|
ENABLE_SCLK_CAM1, 0, 0, 0),
|
|
};
|
|
|
|
static const struct samsung_cmu_info cam1_cmu_info __initconst = {
|
|
.mux_clks = cam1_mux_clks,
|
|
.nr_mux_clks = ARRAY_SIZE(cam1_mux_clks),
|
|
.div_clks = cam1_div_clks,
|
|
.nr_div_clks = ARRAY_SIZE(cam1_div_clks),
|
|
.gate_clks = cam1_gate_clks,
|
|
.nr_gate_clks = ARRAY_SIZE(cam1_gate_clks),
|
|
.fixed_clks = cam1_fixed_clks,
|
|
.nr_fixed_clks = ARRAY_SIZE(cam1_fixed_clks),
|
|
.nr_clk_ids = CAM1_NR_CLK,
|
|
.clk_regs = cam1_clk_regs,
|
|
.nr_clk_regs = ARRAY_SIZE(cam1_clk_regs),
|
|
};
|
|
|
|
static void __init exynos5433_cmu_cam1_init(struct device_node *np)
|
|
{
|
|
samsung_cmu_register_one(np, &cam1_cmu_info);
|
|
}
|
|
CLK_OF_DECLARE(exynos5433_cmu_cam1, "samsung,exynos5433-cmu-cam1",
|
|
exynos5433_cmu_cam1_init);
|