45 lines
1.1 KiB
C
45 lines
1.1 KiB
C
#ifndef _ASM_POWERPC_PAGE_32_H
|
|
#define _ASM_POWERPC_PAGE_32_H
|
|
|
|
#if defined(CONFIG_PHYSICAL_ALIGN) && (CONFIG_PHYSICAL_START != 0)
|
|
#if (CONFIG_PHYSICAL_START % CONFIG_PHYSICAL_ALIGN) != 0
|
|
#error "CONFIG_PHYSICAL_START must be a multiple of CONFIG_PHYSICAL_ALIGN"
|
|
#endif
|
|
#endif
|
|
|
|
#define VM_DATA_DEFAULT_FLAGS VM_DATA_DEFAULT_FLAGS32
|
|
|
|
#ifdef CONFIG_NOT_COHERENT_CACHE
|
|
#define ARCH_KMALLOC_MINALIGN L1_CACHE_BYTES
|
|
#endif
|
|
|
|
#ifdef CONFIG_PTE_64BIT
|
|
#define PTE_FLAGS_OFFSET 4 /* offset of PTE flags, in bytes */
|
|
#else
|
|
#define PTE_FLAGS_OFFSET 0
|
|
#endif
|
|
|
|
#ifndef __ASSEMBLY__
|
|
/*
|
|
* The basic type of a PTE - 64 bits for those CPUs with > 32 bit
|
|
* physical addressing.
|
|
*/
|
|
#ifdef CONFIG_PTE_64BIT
|
|
typedef unsigned long long pte_basic_t;
|
|
#define PTE_SHIFT (PAGE_SHIFT - 3) /* 512 ptes per page */
|
|
#else
|
|
typedef unsigned long pte_basic_t;
|
|
#define PTE_SHIFT (PAGE_SHIFT - 2) /* 1024 ptes per page */
|
|
#endif
|
|
|
|
struct page;
|
|
extern void clear_pages(void *page, int order);
|
|
static inline void clear_page(void *page) { clear_pages(page, 0); }
|
|
extern void copy_page(void *to, void *from);
|
|
|
|
#include <asm-generic/page.h>
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#endif /* _ASM_POWERPC_PAGE_32_H */
|