393 lines
10 KiB
C
393 lines
10 KiB
C
/* sun3x_esp.c: EnhancedScsiProcessor Sun3x SCSI driver code.
|
|
*
|
|
* (C) 1999 Thomas Bogendoerfer (tsbogend@alpha.franken.de)
|
|
*
|
|
* Based on David S. Miller's esp driver
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/string.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/blkdev.h>
|
|
#include <linux/proc_fs.h>
|
|
#include <linux/stat.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/interrupt.h>
|
|
|
|
#include "scsi.h"
|
|
#include <scsi/scsi_host.h>
|
|
#include "NCR53C9x.h"
|
|
|
|
#include <asm/sun3x.h>
|
|
#include <asm/dvma.h>
|
|
#include <asm/irq.h>
|
|
|
|
static void dma_barrier(struct NCR_ESP *esp);
|
|
static int dma_bytes_sent(struct NCR_ESP *esp, int fifo_count);
|
|
static int dma_can_transfer(struct NCR_ESP *esp, Scsi_Cmnd *sp);
|
|
static void dma_drain(struct NCR_ESP *esp);
|
|
static void dma_invalidate(struct NCR_ESP *esp);
|
|
static void dma_dump_state(struct NCR_ESP *esp);
|
|
static void dma_init_read(struct NCR_ESP *esp, __u32 vaddress, int length);
|
|
static void dma_init_write(struct NCR_ESP *esp, __u32 vaddress, int length);
|
|
static void dma_ints_off(struct NCR_ESP *esp);
|
|
static void dma_ints_on(struct NCR_ESP *esp);
|
|
static int dma_irq_p(struct NCR_ESP *esp);
|
|
static void dma_poll(struct NCR_ESP *esp, unsigned char *vaddr);
|
|
static int dma_ports_p(struct NCR_ESP *esp);
|
|
static void dma_reset(struct NCR_ESP *esp);
|
|
static void dma_setup(struct NCR_ESP *esp, __u32 addr, int count, int write);
|
|
static void dma_mmu_get_scsi_one (struct NCR_ESP *esp, Scsi_Cmnd *sp);
|
|
static void dma_mmu_get_scsi_sgl (struct NCR_ESP *esp, Scsi_Cmnd *sp);
|
|
static void dma_mmu_release_scsi_one (struct NCR_ESP *esp, Scsi_Cmnd *sp);
|
|
static void dma_mmu_release_scsi_sgl (struct NCR_ESP *esp, Scsi_Cmnd *sp);
|
|
static void dma_advance_sg (Scsi_Cmnd *sp);
|
|
|
|
/* Detecting ESP chips on the machine. This is the simple and easy
|
|
* version.
|
|
*/
|
|
int sun3x_esp_detect(struct scsi_host_template *tpnt)
|
|
{
|
|
struct NCR_ESP *esp;
|
|
struct ConfigDev *esp_dev;
|
|
|
|
esp_dev = 0;
|
|
esp = esp_allocate(tpnt, esp_dev, 0);
|
|
|
|
/* Do command transfer with DMA */
|
|
esp->do_pio_cmds = 0;
|
|
|
|
/* Required functions */
|
|
esp->dma_bytes_sent = &dma_bytes_sent;
|
|
esp->dma_can_transfer = &dma_can_transfer;
|
|
esp->dma_dump_state = &dma_dump_state;
|
|
esp->dma_init_read = &dma_init_read;
|
|
esp->dma_init_write = &dma_init_write;
|
|
esp->dma_ints_off = &dma_ints_off;
|
|
esp->dma_ints_on = &dma_ints_on;
|
|
esp->dma_irq_p = &dma_irq_p;
|
|
esp->dma_ports_p = &dma_ports_p;
|
|
esp->dma_setup = &dma_setup;
|
|
|
|
/* Optional functions */
|
|
esp->dma_barrier = &dma_barrier;
|
|
esp->dma_invalidate = &dma_invalidate;
|
|
esp->dma_drain = &dma_drain;
|
|
esp->dma_irq_entry = 0;
|
|
esp->dma_irq_exit = 0;
|
|
esp->dma_led_on = 0;
|
|
esp->dma_led_off = 0;
|
|
esp->dma_poll = &dma_poll;
|
|
esp->dma_reset = &dma_reset;
|
|
|
|
/* virtual DMA functions */
|
|
esp->dma_mmu_get_scsi_one = &dma_mmu_get_scsi_one;
|
|
esp->dma_mmu_get_scsi_sgl = &dma_mmu_get_scsi_sgl;
|
|
esp->dma_mmu_release_scsi_one = &dma_mmu_release_scsi_one;
|
|
esp->dma_mmu_release_scsi_sgl = &dma_mmu_release_scsi_sgl;
|
|
esp->dma_advance_sg = &dma_advance_sg;
|
|
|
|
/* SCSI chip speed */
|
|
esp->cfreq = 20000000;
|
|
esp->eregs = (struct ESP_regs *)(SUN3X_ESP_BASE);
|
|
esp->dregs = (void *)SUN3X_ESP_DMA;
|
|
|
|
esp->esp_command = (volatile unsigned char *)dvma_malloc(DVMA_PAGE_SIZE);
|
|
esp->esp_command_dvma = dvma_vtob((unsigned long)esp->esp_command);
|
|
|
|
esp->irq = 2;
|
|
if (request_irq(esp->irq, esp_intr, IRQF_DISABLED,
|
|
"SUN3X SCSI", esp->ehost)) {
|
|
esp_deallocate(esp);
|
|
return 0;
|
|
}
|
|
|
|
esp->scsi_id = 7;
|
|
esp->diff = 0;
|
|
|
|
esp_initialize(esp);
|
|
|
|
/* for reasons beyond my knowledge (and which should likely be fixed)
|
|
sync mode doesn't work on a 3/80 at 5mhz. but it does at 4. */
|
|
esp->sync_defp = 0x3f;
|
|
|
|
printk("ESP: Total of %d ESP hosts found, %d actually in use.\n", nesps,
|
|
esps_in_use);
|
|
esps_running = esps_in_use;
|
|
return esps_in_use;
|
|
}
|
|
|
|
static void dma_do_drain(struct NCR_ESP *esp)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *) esp->dregs;
|
|
|
|
int count = 500000;
|
|
|
|
while((dregs->cond_reg & DMA_PEND_READ) && (--count > 0))
|
|
udelay(1);
|
|
|
|
if(!count) {
|
|
printk("%s:%d timeout CSR %08lx\n", __FILE__, __LINE__, dregs->cond_reg);
|
|
}
|
|
|
|
dregs->cond_reg |= DMA_FIFO_STDRAIN;
|
|
|
|
count = 500000;
|
|
|
|
while((dregs->cond_reg & DMA_FIFO_ISDRAIN) && (--count > 0))
|
|
udelay(1);
|
|
|
|
if(!count) {
|
|
printk("%s:%d timeout CSR %08lx\n", __FILE__, __LINE__, dregs->cond_reg);
|
|
}
|
|
|
|
}
|
|
|
|
static void dma_barrier(struct NCR_ESP *esp)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *) esp->dregs;
|
|
int count = 500000;
|
|
|
|
while((dregs->cond_reg & DMA_PEND_READ) && (--count > 0))
|
|
udelay(1);
|
|
|
|
if(!count) {
|
|
printk("%s:%d timeout CSR %08lx\n", __FILE__, __LINE__, dregs->cond_reg);
|
|
}
|
|
|
|
dregs->cond_reg &= ~(DMA_ENABLE);
|
|
}
|
|
|
|
/* This uses various DMA csr fields and the fifo flags count value to
|
|
* determine how many bytes were successfully sent/received by the ESP.
|
|
*/
|
|
static int dma_bytes_sent(struct NCR_ESP *esp, int fifo_count)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *) esp->dregs;
|
|
|
|
int rval = dregs->st_addr - esp->esp_command_dvma;
|
|
|
|
return rval - fifo_count;
|
|
}
|
|
|
|
static int dma_can_transfer(struct NCR_ESP *esp, Scsi_Cmnd *sp)
|
|
{
|
|
return sp->SCp.this_residual;
|
|
}
|
|
|
|
static void dma_drain(struct NCR_ESP *esp)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *) esp->dregs;
|
|
int count = 500000;
|
|
|
|
if(dregs->cond_reg & DMA_FIFO_ISDRAIN) {
|
|
dregs->cond_reg |= DMA_FIFO_STDRAIN;
|
|
while((dregs->cond_reg & DMA_FIFO_ISDRAIN) && (--count > 0))
|
|
udelay(1);
|
|
if(!count) {
|
|
printk("%s:%d timeout CSR %08lx\n", __FILE__, __LINE__, dregs->cond_reg);
|
|
}
|
|
|
|
}
|
|
}
|
|
|
|
static void dma_invalidate(struct NCR_ESP *esp)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *) esp->dregs;
|
|
|
|
__u32 tmp;
|
|
int count = 500000;
|
|
|
|
while(((tmp = dregs->cond_reg) & DMA_PEND_READ) && (--count > 0))
|
|
udelay(1);
|
|
|
|
if(!count) {
|
|
printk("%s:%d timeout CSR %08lx\n", __FILE__, __LINE__, dregs->cond_reg);
|
|
}
|
|
|
|
dregs->cond_reg = tmp | DMA_FIFO_INV;
|
|
dregs->cond_reg &= ~DMA_FIFO_INV;
|
|
|
|
}
|
|
|
|
static void dma_dump_state(struct NCR_ESP *esp)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *) esp->dregs;
|
|
|
|
ESPLOG(("esp%d: dma -- cond_reg<%08lx> addr<%08lx>\n",
|
|
esp->esp_id, dregs->cond_reg, dregs->st_addr));
|
|
}
|
|
|
|
static void dma_init_read(struct NCR_ESP *esp, __u32 vaddress, int length)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *) esp->dregs;
|
|
|
|
dregs->st_addr = vaddress;
|
|
dregs->cond_reg |= (DMA_ST_WRITE | DMA_ENABLE);
|
|
}
|
|
|
|
static void dma_init_write(struct NCR_ESP *esp, __u32 vaddress, int length)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *) esp->dregs;
|
|
|
|
/* Set up the DMA counters */
|
|
|
|
dregs->st_addr = vaddress;
|
|
dregs->cond_reg = ((dregs->cond_reg & ~(DMA_ST_WRITE)) | DMA_ENABLE);
|
|
}
|
|
|
|
static void dma_ints_off(struct NCR_ESP *esp)
|
|
{
|
|
DMA_INTSOFF((struct sparc_dma_registers *) esp->dregs);
|
|
}
|
|
|
|
static void dma_ints_on(struct NCR_ESP *esp)
|
|
{
|
|
DMA_INTSON((struct sparc_dma_registers *) esp->dregs);
|
|
}
|
|
|
|
static int dma_irq_p(struct NCR_ESP *esp)
|
|
{
|
|
return DMA_IRQ_P((struct sparc_dma_registers *) esp->dregs);
|
|
}
|
|
|
|
static void dma_poll(struct NCR_ESP *esp, unsigned char *vaddr)
|
|
{
|
|
int count = 50;
|
|
dma_do_drain(esp);
|
|
|
|
/* Wait till the first bits settle. */
|
|
while((*(volatile unsigned char *)vaddr == 0xff) && (--count > 0))
|
|
udelay(1);
|
|
|
|
if(!count) {
|
|
// printk("%s:%d timeout expire (data %02x)\n", __FILE__, __LINE__,
|
|
// esp_read(esp->eregs->esp_fdata));
|
|
//mach_halt();
|
|
vaddr[0] = esp_read(esp->eregs->esp_fdata);
|
|
vaddr[1] = esp_read(esp->eregs->esp_fdata);
|
|
}
|
|
|
|
}
|
|
|
|
static int dma_ports_p(struct NCR_ESP *esp)
|
|
{
|
|
return (((struct sparc_dma_registers *) esp->dregs)->cond_reg
|
|
& DMA_INT_ENAB);
|
|
}
|
|
|
|
/* Resetting various pieces of the ESP scsi driver chipset/buses. */
|
|
static void dma_reset(struct NCR_ESP *esp)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *)esp->dregs;
|
|
|
|
/* Punt the DVMA into a known state. */
|
|
dregs->cond_reg |= DMA_RST_SCSI;
|
|
dregs->cond_reg &= ~(DMA_RST_SCSI);
|
|
DMA_INTSON(dregs);
|
|
}
|
|
|
|
static void dma_setup(struct NCR_ESP *esp, __u32 addr, int count, int write)
|
|
{
|
|
struct sparc_dma_registers *dregs =
|
|
(struct sparc_dma_registers *) esp->dregs;
|
|
unsigned long nreg = dregs->cond_reg;
|
|
|
|
// printk("dma_setup %c addr %08x cnt %08x\n",
|
|
// write ? 'W' : 'R', addr, count);
|
|
|
|
dma_do_drain(esp);
|
|
|
|
if(write)
|
|
nreg |= DMA_ST_WRITE;
|
|
else {
|
|
nreg &= ~(DMA_ST_WRITE);
|
|
}
|
|
|
|
nreg |= DMA_ENABLE;
|
|
dregs->cond_reg = nreg;
|
|
dregs->st_addr = addr;
|
|
}
|
|
|
|
static void dma_mmu_get_scsi_one (struct NCR_ESP *esp, Scsi_Cmnd *sp)
|
|
{
|
|
sp->SCp.have_data_in = dvma_map((unsigned long)sp->SCp.buffer,
|
|
sp->SCp.this_residual);
|
|
sp->SCp.ptr = (char *)((unsigned long)sp->SCp.have_data_in);
|
|
}
|
|
|
|
static void dma_mmu_get_scsi_sgl (struct NCR_ESP *esp, Scsi_Cmnd *sp)
|
|
{
|
|
int sz = sp->SCp.buffers_residual;
|
|
struct scatterlist *sg = sp->SCp.buffer;
|
|
|
|
while (sz >= 0) {
|
|
sg[sz].dma_address = dvma_map((unsigned long)page_address(sg[sz].page) +
|
|
sg[sz].offset, sg[sz].length);
|
|
sz--;
|
|
}
|
|
sp->SCp.ptr=(char *)((unsigned long)sp->SCp.buffer->dma_address);
|
|
}
|
|
|
|
static void dma_mmu_release_scsi_one (struct NCR_ESP *esp, Scsi_Cmnd *sp)
|
|
{
|
|
dvma_unmap((char *)sp->SCp.have_data_in);
|
|
}
|
|
|
|
static void dma_mmu_release_scsi_sgl (struct NCR_ESP *esp, Scsi_Cmnd *sp)
|
|
{
|
|
int sz = sp->use_sg - 1;
|
|
struct scatterlist *sg = (struct scatterlist *)sp->request_buffer;
|
|
|
|
while(sz >= 0) {
|
|
dvma_unmap((char *)sg[sz].dma_address);
|
|
sz--;
|
|
}
|
|
}
|
|
|
|
static void dma_advance_sg (Scsi_Cmnd *sp)
|
|
{
|
|
sp->SCp.ptr = (char *)((unsigned long)sp->SCp.buffer->dma_address);
|
|
}
|
|
|
|
static int sun3x_esp_release(struct Scsi_Host *instance)
|
|
{
|
|
/* this code does not support being compiled as a module */
|
|
return 1;
|
|
|
|
}
|
|
|
|
static struct scsi_host_template driver_template = {
|
|
.proc_name = "sun3x_esp",
|
|
.proc_info = &esp_proc_info,
|
|
.name = "Sun ESP 100/100a/200",
|
|
.detect = sun3x_esp_detect,
|
|
.release = sun3x_esp_release,
|
|
.slave_alloc = esp_slave_alloc,
|
|
.slave_destroy = esp_slave_destroy,
|
|
.info = esp_info,
|
|
.queuecommand = esp_queue,
|
|
.eh_abort_handler = esp_abort,
|
|
.eh_bus_reset_handler = esp_reset,
|
|
.can_queue = 7,
|
|
.this_id = 7,
|
|
.sg_tablesize = SG_ALL,
|
|
.cmd_per_lun = 1,
|
|
.use_clustering = DISABLE_CLUSTERING,
|
|
};
|
|
|
|
|
|
#include "scsi_module.c"
|
|
|
|
MODULE_LICENSE("GPL");
|