262 lines
7.2 KiB
C
262 lines
7.2 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 1994 - 1999, 2000, 03 Ralf Baechle
|
|
* Copyright (C) 1999, 2000 Silicon Graphics, Inc.
|
|
*/
|
|
#ifndef _ASM_PAGE_H
|
|
#define _ASM_PAGE_H
|
|
|
|
#include <spaces.h>
|
|
#include <linux/const.h>
|
|
#include <linux/kernel.h>
|
|
#include <asm/mipsregs.h>
|
|
|
|
/*
|
|
* PAGE_SHIFT determines the page size
|
|
*/
|
|
#ifdef CONFIG_PAGE_SIZE_4KB
|
|
#define PAGE_SHIFT 12
|
|
#endif
|
|
#ifdef CONFIG_PAGE_SIZE_8KB
|
|
#define PAGE_SHIFT 13
|
|
#endif
|
|
#ifdef CONFIG_PAGE_SIZE_16KB
|
|
#define PAGE_SHIFT 14
|
|
#endif
|
|
#ifdef CONFIG_PAGE_SIZE_32KB
|
|
#define PAGE_SHIFT 15
|
|
#endif
|
|
#ifdef CONFIG_PAGE_SIZE_64KB
|
|
#define PAGE_SHIFT 16
|
|
#endif
|
|
#define PAGE_SIZE (_AC(1,UL) << PAGE_SHIFT)
|
|
#define PAGE_MASK (~((1 << PAGE_SHIFT) - 1))
|
|
|
|
/*
|
|
* This is used for calculating the real page sizes
|
|
* for FTLB or VTLB + FTLB configurations.
|
|
*/
|
|
static inline unsigned int page_size_ftlb(unsigned int mmuextdef)
|
|
{
|
|
switch (mmuextdef) {
|
|
case MIPS_CONF4_MMUEXTDEF_FTLBSIZEEXT:
|
|
if (PAGE_SIZE == (1 << 30))
|
|
return 5;
|
|
if (PAGE_SIZE == (1llu << 32))
|
|
return 6;
|
|
if (PAGE_SIZE > (256 << 10))
|
|
return 7; /* reserved */
|
|
/* fall through */
|
|
case MIPS_CONF4_MMUEXTDEF_VTLBSIZEEXT:
|
|
return (PAGE_SHIFT - 10) / 2;
|
|
default:
|
|
panic("Invalid FTLB configuration with Conf4_mmuextdef=%d value\n",
|
|
mmuextdef >> 14);
|
|
}
|
|
}
|
|
|
|
#ifdef CONFIG_MIPS_HUGE_TLB_SUPPORT
|
|
#define HPAGE_SHIFT (PAGE_SHIFT + PAGE_SHIFT - 3)
|
|
#define HPAGE_SIZE (_AC(1,UL) << HPAGE_SHIFT)
|
|
#define HPAGE_MASK (~(HPAGE_SIZE - 1))
|
|
#define HUGETLB_PAGE_ORDER (HPAGE_SHIFT - PAGE_SHIFT)
|
|
#else /* !CONFIG_MIPS_HUGE_TLB_SUPPORT */
|
|
#define HPAGE_SHIFT ({BUILD_BUG(); 0; })
|
|
#define HPAGE_SIZE ({BUILD_BUG(); 0; })
|
|
#define HPAGE_MASK ({BUILD_BUG(); 0; })
|
|
#define HUGETLB_PAGE_ORDER ({BUILD_BUG(); 0; })
|
|
#endif /* CONFIG_MIPS_HUGE_TLB_SUPPORT */
|
|
|
|
#include <linux/pfn.h>
|
|
|
|
extern void build_clear_page(void);
|
|
extern void build_copy_page(void);
|
|
|
|
/*
|
|
* It's normally defined only for FLATMEM config but it's
|
|
* used in our early mem init code for all memory models.
|
|
* So always define it.
|
|
*/
|
|
#define ARCH_PFN_OFFSET PFN_UP(PHYS_OFFSET)
|
|
|
|
extern void clear_page(void * page);
|
|
extern void copy_page(void * to, void * from);
|
|
|
|
extern unsigned long shm_align_mask;
|
|
|
|
static inline unsigned long pages_do_alias(unsigned long addr1,
|
|
unsigned long addr2)
|
|
{
|
|
return (addr1 ^ addr2) & shm_align_mask;
|
|
}
|
|
|
|
struct page;
|
|
|
|
static inline void clear_user_page(void *addr, unsigned long vaddr,
|
|
struct page *page)
|
|
{
|
|
extern void (*flush_data_cache_page)(unsigned long addr);
|
|
|
|
clear_page(addr);
|
|
if (pages_do_alias((unsigned long) addr, vaddr & PAGE_MASK))
|
|
flush_data_cache_page((unsigned long)addr);
|
|
}
|
|
|
|
struct vm_area_struct;
|
|
extern void copy_user_highpage(struct page *to, struct page *from,
|
|
unsigned long vaddr, struct vm_area_struct *vma);
|
|
|
|
#define __HAVE_ARCH_COPY_USER_HIGHPAGE
|
|
|
|
/*
|
|
* These are used to make use of C type-checking..
|
|
*/
|
|
#ifdef CONFIG_PHYS_ADDR_T_64BIT
|
|
#ifdef CONFIG_CPU_MIPS32
|
|
typedef struct { unsigned long pte_low, pte_high; } pte_t;
|
|
#define pte_val(x) ((x).pte_low | ((unsigned long long)(x).pte_high << 32))
|
|
#define __pte(x) ({ pte_t __pte = {(x), ((unsigned long long)(x)) >> 32}; __pte; })
|
|
#else
|
|
typedef struct { unsigned long long pte; } pte_t;
|
|
#define pte_val(x) ((x).pte)
|
|
#define __pte(x) ((pte_t) { (x) } )
|
|
#endif
|
|
#else
|
|
typedef struct { unsigned long pte; } pte_t;
|
|
#define pte_val(x) ((x).pte)
|
|
#define __pte(x) ((pte_t) { (x) } )
|
|
#endif
|
|
typedef struct page *pgtable_t;
|
|
|
|
/*
|
|
* Right now we don't support 4-level pagetables, so all pud-related
|
|
* definitions come from <asm-generic/pgtable-nopud.h>.
|
|
*/
|
|
|
|
/*
|
|
* Finall the top of the hierarchy, the pgd
|
|
*/
|
|
typedef struct { unsigned long pgd; } pgd_t;
|
|
#define pgd_val(x) ((x).pgd)
|
|
#define __pgd(x) ((pgd_t) { (x) } )
|
|
|
|
/*
|
|
* Manipulate page protection bits
|
|
*/
|
|
typedef struct { unsigned long pgprot; } pgprot_t;
|
|
#define pgprot_val(x) ((x).pgprot)
|
|
#define __pgprot(x) ((pgprot_t) { (x) } )
|
|
|
|
/*
|
|
* On R4000-style MMUs where a TLB entry is mapping a adjacent even / odd
|
|
* pair of pages we only have a single global bit per pair of pages. When
|
|
* writing to the TLB make sure we always have the bit set for both pages
|
|
* or none. This macro is used to access the `buddy' of the pte we're just
|
|
* working on.
|
|
*/
|
|
#define ptep_buddy(x) ((pte_t *)((unsigned long)(x) ^ sizeof(pte_t)))
|
|
|
|
/*
|
|
* __pa()/__va() should be used only during mem init.
|
|
*/
|
|
static inline unsigned long ___pa(unsigned long x)
|
|
{
|
|
if (IS_ENABLED(CONFIG_64BIT)) {
|
|
/*
|
|
* For MIPS64 the virtual address may either be in one of
|
|
* the compatibility segements ckseg0 or ckseg1, or it may
|
|
* be in xkphys.
|
|
*/
|
|
return x < CKSEG0 ? XPHYSADDR(x) : CPHYSADDR(x);
|
|
}
|
|
|
|
if (!IS_ENABLED(CONFIG_EVA)) {
|
|
/*
|
|
* We're using the standard MIPS32 legacy memory map, ie.
|
|
* the address x is going to be in kseg0 or kseg1. We can
|
|
* handle either case by masking out the desired bits using
|
|
* CPHYSADDR.
|
|
*/
|
|
return CPHYSADDR(x);
|
|
}
|
|
|
|
/*
|
|
* EVA is in use so the memory map could be anything, making it not
|
|
* safe to just mask out bits.
|
|
*/
|
|
return x - PAGE_OFFSET + PHYS_OFFSET;
|
|
}
|
|
#define __pa(x) ___pa((unsigned long)(x))
|
|
#define __va(x) ((void *)((unsigned long)(x) + PAGE_OFFSET - PHYS_OFFSET))
|
|
#include <asm/io.h>
|
|
|
|
/*
|
|
* RELOC_HIDE was originally added by 6007b903dfe5f1d13e0c711ac2894bdd4a61b1ad
|
|
* (lmo) rsp. 8431fd094d625b94d364fe393076ccef88e6ce18 (kernel.org). The
|
|
* discussion can be found in lkml posting
|
|
* <a2ebde260608230500o3407b108hc03debb9da6e62c@mail.gmail.com> which is
|
|
* archived at http://lists.linuxcoding.com/kernel/2006-q3/msg17360.html
|
|
*
|
|
* It is unclear if the misscompilations mentioned in
|
|
* http://lkml.org/lkml/2010/8/8/138 also affect MIPS so we keep this one
|
|
* until GCC 3.x has been retired before we can apply
|
|
* https://patchwork.linux-mips.org/patch/1541/
|
|
*/
|
|
|
|
#ifndef __pa_symbol
|
|
#define __pa_symbol(x) __pa(RELOC_HIDE((unsigned long)(x), 0))
|
|
#endif
|
|
|
|
#define pfn_to_kaddr(pfn) __va((pfn) << PAGE_SHIFT)
|
|
|
|
#ifdef CONFIG_FLATMEM
|
|
|
|
static inline int pfn_valid(unsigned long pfn)
|
|
{
|
|
/* avoid <linux/mm.h> include hell */
|
|
extern unsigned long max_mapnr;
|
|
unsigned long pfn_offset = ARCH_PFN_OFFSET;
|
|
|
|
return pfn >= pfn_offset && pfn < max_mapnr;
|
|
}
|
|
|
|
#elif defined(CONFIG_SPARSEMEM)
|
|
|
|
/* pfn_valid is defined in linux/mmzone.h */
|
|
|
|
#elif defined(CONFIG_NEED_MULTIPLE_NODES)
|
|
|
|
#define pfn_valid(pfn) \
|
|
({ \
|
|
unsigned long __pfn = (pfn); \
|
|
int __n = pfn_to_nid(__pfn); \
|
|
((__n >= 0) ? (__pfn < NODE_DATA(__n)->node_start_pfn + \
|
|
NODE_DATA(__n)->node_spanned_pages) \
|
|
: 0); \
|
|
})
|
|
|
|
#endif
|
|
|
|
#define virt_to_page(kaddr) pfn_to_page(PFN_DOWN(virt_to_phys((void *) \
|
|
(kaddr))))
|
|
|
|
extern int __virt_addr_valid(const volatile void *kaddr);
|
|
#define virt_addr_valid(kaddr) \
|
|
__virt_addr_valid((const volatile void *) (kaddr))
|
|
|
|
#define VM_DATA_DEFAULT_FLAGS \
|
|
(VM_READ | VM_WRITE | \
|
|
((current->personality & READ_IMPLIES_EXEC) ? VM_EXEC : 0) | \
|
|
VM_MAYREAD | VM_MAYWRITE | VM_MAYEXEC)
|
|
|
|
#define UNCAC_ADDR(addr) ((addr) - PAGE_OFFSET + UNCAC_BASE)
|
|
#define CAC_ADDR(addr) ((addr) - UNCAC_BASE + PAGE_OFFSET)
|
|
|
|
#include <asm-generic/memory_model.h>
|
|
#include <asm-generic/getorder.h>
|
|
|
|
#endif /* _ASM_PAGE_H */
|