2012-06-14 01:01:28 +08:00
|
|
|
/*
|
|
|
|
* Device Tree Include file for Marvell Armada XP family SoC
|
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Marvell
|
|
|
|
*
|
|
|
|
* Lior Amsalem <alior@marvell.com>
|
|
|
|
* Gregory CLEMENT <gregory.clement@free-electrons.com>
|
|
|
|
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
|
|
|
* Ben Dooks <ben.dooks@codethink.co.uk>
|
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public
|
|
|
|
* License version 2. This program is licensed "as is" without any
|
|
|
|
* warranty of any kind, whether express or implied.
|
|
|
|
*
|
2012-08-02 23:13:47 +08:00
|
|
|
* Contains definitions specific to the Armada XP SoC that are not
|
2012-06-14 01:01:28 +08:00
|
|
|
* common to all Armada SoCs.
|
|
|
|
*/
|
|
|
|
|
2013-07-26 21:17:56 +08:00
|
|
|
#include "armada-370-xp.dtsi"
|
2012-06-14 01:01:28 +08:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Marvell Armada XP family SoC";
|
|
|
|
compatible = "marvell,armadaxp", "marvell,armada-370-xp";
|
|
|
|
|
2013-06-04 00:47:36 +08:00
|
|
|
aliases {
|
|
|
|
eth2 = ð2;
|
|
|
|
};
|
|
|
|
|
2013-04-12 22:29:07 +08:00
|
|
|
soc {
|
2013-07-26 21:17:57 +08:00
|
|
|
compatible = "marvell,armadaxp-mbus", "simple-bus";
|
|
|
|
|
2013-07-26 21:17:58 +08:00
|
|
|
bootrom {
|
|
|
|
compatible = "marvell,bootrom";
|
|
|
|
reg = <MBUS_ID(0x01, 0x1d) 0 0x100000>;
|
|
|
|
};
|
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
internal-regs {
|
|
|
|
L2: l2-cache {
|
|
|
|
compatible = "marvell,aurora-system-cache";
|
|
|
|
reg = <0x08000 0x1000>;
|
|
|
|
cache-id-part = <0x100>;
|
|
|
|
wt-override;
|
|
|
|
};
|
2012-09-27 00:02:49 +08:00
|
|
|
|
2013-12-12 21:59:17 +08:00
|
|
|
i2c0: i2c@11000 {
|
|
|
|
compatible = "marvell,mv78230-i2c", "marvell,mv64xxx-i2c";
|
|
|
|
reg = <0x11000 0x100>;
|
2013-04-12 22:29:09 +08:00
|
|
|
};
|
2012-06-14 01:01:28 +08:00
|
|
|
|
2013-12-12 21:59:17 +08:00
|
|
|
i2c1: i2c@11100 {
|
|
|
|
compatible = "marvell,mv78230-i2c", "marvell,mv64xxx-i2c";
|
|
|
|
reg = <0x11100 0x100>;
|
2013-04-12 22:29:09 +08:00
|
|
|
};
|
2012-06-14 01:01:28 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
serial@12200 {
|
2012-12-05 01:04:59 +08:00
|
|
|
compatible = "snps,dw-apb-uart";
|
2013-04-12 22:29:08 +08:00
|
|
|
reg = <0x12200 0x100>;
|
2012-06-14 01:01:28 +08:00
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <43>;
|
2013-03-06 18:23:33 +08:00
|
|
|
reg-io-width = <1>;
|
2014-04-18 15:41:46 +08:00
|
|
|
clocks = <&coreclk 0>;
|
2012-06-14 01:01:28 +08:00
|
|
|
status = "disabled";
|
2013-04-12 22:29:09 +08:00
|
|
|
};
|
|
|
|
serial@12300 {
|
2012-12-05 01:04:59 +08:00
|
|
|
compatible = "snps,dw-apb-uart";
|
2013-04-12 22:29:08 +08:00
|
|
|
reg = <0x12300 0x100>;
|
2012-06-14 01:01:28 +08:00
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <44>;
|
2013-03-06 18:23:33 +08:00
|
|
|
reg-io-width = <1>;
|
2014-04-18 15:41:46 +08:00
|
|
|
clocks = <&coreclk 0>;
|
2012-06-14 01:01:28 +08:00
|
|
|
status = "disabled";
|
2013-04-12 22:29:09 +08:00
|
|
|
};
|
2012-06-14 01:01:28 +08:00
|
|
|
|
2013-12-12 21:59:17 +08:00
|
|
|
system-controller@18200 {
|
|
|
|
compatible = "marvell,armada-370-xp-system-controller";
|
|
|
|
reg = <0x18200 0x500>;
|
|
|
|
};
|
|
|
|
|
|
|
|
gateclk: clock-gating-control@18220 {
|
|
|
|
compatible = "marvell,armada-xp-gating-clock";
|
|
|
|
reg = <0x18220 0x4>;
|
|
|
|
clocks = <&coreclk 0>;
|
|
|
|
#clock-cells = <1>;
|
2013-04-12 22:29:09 +08:00
|
|
|
};
|
2012-06-14 01:01:28 +08:00
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
coreclk: mvebu-sar@18230 {
|
|
|
|
compatible = "marvell,armada-xp-core-clock";
|
|
|
|
reg = <0x18230 0x08>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
2012-11-17 22:22:24 +08:00
|
|
|
|
2013-12-12 21:59:17 +08:00
|
|
|
thermal@182b0 {
|
|
|
|
compatible = "marvell,armadaxp-thermal";
|
|
|
|
reg = <0x182b0 0x4
|
|
|
|
0x184d0 0x4>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
cpuclk: clock-complex@18700 {
|
|
|
|
#clock-cells = <1>;
|
|
|
|
compatible = "marvell,armada-xp-cpu-clock";
|
|
|
|
reg = <0x18700 0xA0>;
|
|
|
|
clocks = <&coreclk 1>;
|
|
|
|
};
|
2012-11-17 22:22:24 +08:00
|
|
|
|
2013-12-12 21:59:17 +08:00
|
|
|
interrupt-controller@20000 {
|
|
|
|
reg = <0x20a00 0x2d0>, <0x21070 0x58>;
|
2013-04-12 22:29:09 +08:00
|
|
|
};
|
2012-11-17 22:22:24 +08:00
|
|
|
|
2013-12-12 21:59:17 +08:00
|
|
|
timer@20300 {
|
|
|
|
compatible = "marvell,armada-xp-timer";
|
|
|
|
clocks = <&coreclk 2>, <&refclk>;
|
|
|
|
clock-names = "nbclk", "fixed";
|
|
|
|
};
|
|
|
|
|
2014-02-11 07:00:32 +08:00
|
|
|
watchdog@20300 {
|
|
|
|
compatible = "marvell,armada-xp-wdt";
|
|
|
|
clocks = <&coreclk 2>, <&refclk>;
|
|
|
|
clock-names = "nbclk", "fixed";
|
|
|
|
};
|
|
|
|
|
2014-04-14 21:50:32 +08:00
|
|
|
cpurst@20800 {
|
|
|
|
compatible = "marvell,armada-370-cpu-reset";
|
|
|
|
reg = <0x20800 0x20>;
|
2013-04-12 22:29:09 +08:00
|
|
|
};
|
2012-09-04 21:06:43 +08:00
|
|
|
|
2013-06-04 00:47:36 +08:00
|
|
|
eth2: ethernet@30000 {
|
2012-09-04 21:06:43 +08:00
|
|
|
compatible = "marvell,armada-370-neta";
|
2013-05-21 18:33:27 +08:00
|
|
|
reg = <0x30000 0x4000>;
|
2012-09-04 21:06:43 +08:00
|
|
|
interrupts = <12>;
|
2012-11-19 21:18:09 +08:00
|
|
|
clocks = <&gateclk 2>;
|
2012-09-04 21:06:43 +08:00
|
|
|
status = "disabled";
|
2012-11-20 23:03:19 +08:00
|
|
|
};
|
|
|
|
|
2013-12-12 21:59:17 +08:00
|
|
|
usb@50000 {
|
|
|
|
clocks = <&gateclk 18>;
|
|
|
|
};
|
|
|
|
|
|
|
|
usb@51000 {
|
|
|
|
clocks = <&gateclk 19>;
|
|
|
|
};
|
|
|
|
|
|
|
|
usb@52000 {
|
|
|
|
compatible = "marvell,orion-ehci";
|
|
|
|
reg = <0x52000 0x500>;
|
|
|
|
interrupts = <47>;
|
|
|
|
clocks = <&gateclk 20>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-04-12 22:29:09 +08:00
|
|
|
xor@60900 {
|
|
|
|
compatible = "marvell,orion-xor";
|
|
|
|
reg = <0x60900 0x100
|
|
|
|
0x60b00 0x100>;
|
|
|
|
clocks = <&gateclk 22>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
xor10 {
|
|
|
|
interrupts = <51>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
};
|
|
|
|
xor11 {
|
|
|
|
interrupts = <52>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
dmacap,memset;
|
|
|
|
};
|
2012-11-20 23:03:19 +08:00
|
|
|
};
|
2013-04-12 22:29:09 +08:00
|
|
|
|
|
|
|
xor@f0900 {
|
|
|
|
compatible = "marvell,orion-xor";
|
|
|
|
reg = <0xF0900 0x100
|
|
|
|
0xF0B00 0x100>;
|
|
|
|
clocks = <&gateclk 28>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
xor00 {
|
|
|
|
interrupts = <94>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
};
|
|
|
|
xor01 {
|
|
|
|
interrupts = <95>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
dmacap,memset;
|
|
|
|
};
|
2012-11-20 23:03:19 +08:00
|
|
|
};
|
2013-03-26 18:16:26 +08:00
|
|
|
};
|
2012-06-14 01:01:28 +08:00
|
|
|
};
|
2013-08-20 23:45:50 +08:00
|
|
|
|
|
|
|
clocks {
|
|
|
|
/* 25 MHz reference crystal */
|
|
|
|
refclk: oscillator {
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <25000000>;
|
|
|
|
};
|
|
|
|
};
|
2012-06-14 01:01:28 +08:00
|
|
|
};
|