2013-01-03 07:53:51 +08:00
|
|
|
/dts-v1/;
|
|
|
|
|
2012-10-18 06:38:21 +08:00
|
|
|
#include "tegra30.dtsi"
|
2013-01-03 07:53:51 +08:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "NVIDIA Tegra30 Beaver evaluation board";
|
|
|
|
compatible = "nvidia,beaver", "nvidia,tegra30";
|
|
|
|
|
2013-12-10 05:43:59 +08:00
|
|
|
aliases {
|
|
|
|
rtc0 = "/i2c@7000d000/tps65911@2d";
|
|
|
|
rtc1 = "/rtc@7000e000";
|
|
|
|
};
|
|
|
|
|
2013-01-03 07:53:51 +08:00
|
|
|
memory {
|
2013-05-13 17:47:31 +08:00
|
|
|
reg = <0x80000000 0x7ff00000>;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
|
2013-11-26 08:53:16 +08:00
|
|
|
pcie-controller@00003000 {
|
2013-08-09 22:49:28 +08:00
|
|
|
status = "okay";
|
|
|
|
pex-clk-supply = <&sys_3v3_pexs_reg>;
|
|
|
|
vdd-supply = <&ldo1_reg>;
|
|
|
|
avdd-supply = <&ldo2_reg>;
|
|
|
|
|
|
|
|
pci@1,0 {
|
|
|
|
status = "okay";
|
2013-08-09 22:49:29 +08:00
|
|
|
nvidia,num-lanes = <2>;
|
2013-08-09 22:49:28 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
pci@2,0 {
|
2013-08-09 22:49:29 +08:00
|
|
|
nvidia,num-lanes = <2>;
|
2013-08-09 22:49:28 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
pci@3,0 {
|
2013-08-09 22:49:29 +08:00
|
|
|
status = "okay";
|
|
|
|
nvidia,num-lanes = <2>;
|
2013-08-09 22:49:28 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-11-26 08:53:16 +08:00
|
|
|
host1x@50000000 {
|
|
|
|
hdmi@54280000 {
|
2013-08-12 23:49:03 +08:00
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
vdd-supply = <&sys_3v3_reg>;
|
|
|
|
pll-supply = <&vio_reg>;
|
|
|
|
|
|
|
|
nvidia,hpd-gpio =
|
|
|
|
<&gpio TEGRA_GPIO(N, 7) GPIO_ACTIVE_HIGH>;
|
|
|
|
nvidia,ddc-i2c-bus = <&hdmiddc>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-11-26 08:53:16 +08:00
|
|
|
pinmux@70000868 {
|
2013-01-03 07:53:51 +08:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&state_default>;
|
|
|
|
|
|
|
|
state_default: pinmux {
|
|
|
|
sdmmc1_clk_pz0 {
|
|
|
|
nvidia,pins = "sdmmc1_clk_pz0";
|
|
|
|
nvidia,function = "sdmmc1";
|
2013-12-05 18:44:09 +08:00
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
sdmmc1_cmd_pz1 {
|
|
|
|
nvidia,pins = "sdmmc1_cmd_pz1",
|
|
|
|
"sdmmc1_dat0_py7",
|
|
|
|
"sdmmc1_dat1_py6",
|
|
|
|
"sdmmc1_dat2_py5",
|
|
|
|
"sdmmc1_dat3_py4";
|
|
|
|
nvidia,function = "sdmmc1";
|
2013-12-05 18:44:09 +08:00
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
sdmmc3_clk_pa6 {
|
|
|
|
nvidia,pins = "sdmmc3_clk_pa6";
|
|
|
|
nvidia,function = "sdmmc3";
|
2013-12-05 18:44:09 +08:00
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
sdmmc3_cmd_pa7 {
|
|
|
|
nvidia,pins = "sdmmc3_cmd_pa7",
|
|
|
|
"sdmmc3_dat0_pb7",
|
|
|
|
"sdmmc3_dat1_pb6",
|
|
|
|
"sdmmc3_dat2_pb5",
|
|
|
|
"sdmmc3_dat3_pb4";
|
|
|
|
nvidia,function = "sdmmc3";
|
2013-12-05 18:44:09 +08:00
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
sdmmc4_clk_pcc4 {
|
|
|
|
nvidia,pins = "sdmmc4_clk_pcc4",
|
|
|
|
"sdmmc4_rst_n_pcc3";
|
|
|
|
nvidia,function = "sdmmc4";
|
2013-12-05 18:44:09 +08:00
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
sdmmc4_dat0_paa0 {
|
|
|
|
nvidia,pins = "sdmmc4_dat0_paa0",
|
|
|
|
"sdmmc4_dat1_paa1",
|
|
|
|
"sdmmc4_dat2_paa2",
|
|
|
|
"sdmmc4_dat3_paa3",
|
|
|
|
"sdmmc4_dat4_paa4",
|
|
|
|
"sdmmc4_dat5_paa5",
|
|
|
|
"sdmmc4_dat6_paa6",
|
|
|
|
"sdmmc4_dat7_paa7";
|
|
|
|
nvidia,function = "sdmmc4";
|
2013-12-05 18:44:09 +08:00
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
dap2_fs_pa2 {
|
|
|
|
nvidia,pins = "dap2_fs_pa2",
|
|
|
|
"dap2_sclk_pa3",
|
|
|
|
"dap2_din_pa4",
|
|
|
|
"dap2_dout_pa5";
|
|
|
|
nvidia,function = "i2s1";
|
2013-12-05 18:44:09 +08:00
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
2013-08-01 23:00:17 +08:00
|
|
|
pex_l1_prsnt_n_pdd4 {
|
|
|
|
nvidia,pins = "pex_l1_prsnt_n_pdd4",
|
|
|
|
"pex_l1_clkreq_n_pdd6";
|
2013-12-05 18:44:09 +08:00
|
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
2013-08-01 23:00:17 +08:00
|
|
|
};
|
2013-01-03 07:53:51 +08:00
|
|
|
sdio3 {
|
|
|
|
nvidia,pins = "drive_sdio3";
|
2013-12-05 18:44:09 +08:00
|
|
|
nvidia,high-speed-mode = <TEGRA_PIN_DISABLE>;
|
|
|
|
nvidia,schmitt = <TEGRA_PIN_DISABLE>;
|
2013-01-03 07:53:51 +08:00
|
|
|
nvidia,pull-down-strength = <46>;
|
|
|
|
nvidia,pull-up-strength = <42>;
|
|
|
|
nvidia,slew-rate-rising = <1>;
|
|
|
|
nvidia,slew-rate-falling = <1>;
|
|
|
|
};
|
2013-08-01 23:00:17 +08:00
|
|
|
gpv {
|
|
|
|
nvidia,pins = "drive_gpv";
|
|
|
|
nvidia,pull-up-strength = <16>;
|
|
|
|
};
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
serial@70006000 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@7000c000 {
|
|
|
|
status = "okay";
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@7000c400 {
|
|
|
|
status = "okay";
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@7000c500 {
|
|
|
|
status = "okay";
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
};
|
|
|
|
|
2013-08-12 23:49:03 +08:00
|
|
|
hdmiddc: i2c@7000c700 {
|
2013-01-03 07:53:51 +08:00
|
|
|
status = "okay";
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@7000d000 {
|
|
|
|
status = "okay";
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
|
2013-11-26 08:53:16 +08:00
|
|
|
rt5640: rt5640@1c {
|
2013-03-28 06:53:20 +08:00
|
|
|
compatible = "realtek,rt5640";
|
|
|
|
reg = <0x1c>;
|
|
|
|
interrupt-parent = <&gpio>;
|
|
|
|
interrupts = <TEGRA_GPIO(X, 3) GPIO_ACTIVE_HIGH>;
|
|
|
|
realtek,ldo1-en-gpios =
|
|
|
|
<&gpio TEGRA_GPIO(X, 2) GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
|
2013-01-03 07:53:51 +08:00
|
|
|
pmic: tps65911@2d {
|
|
|
|
compatible = "ti,tps65911";
|
|
|
|
reg = <0x2d>;
|
|
|
|
|
2013-02-14 03:51:51 +08:00
|
|
|
interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
|
2013-01-03 07:53:51 +08:00
|
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
|
|
|
|
ti,system-power-controller;
|
|
|
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
|
|
|
|
vcc1-supply = <&vdd_5v_in_reg>;
|
|
|
|
vcc2-supply = <&vdd_5v_in_reg>;
|
|
|
|
vcc3-supply = <&vio_reg>;
|
|
|
|
vcc4-supply = <&vdd_5v_in_reg>;
|
|
|
|
vcc5-supply = <&vdd_5v_in_reg>;
|
|
|
|
vcc6-supply = <&vdd2_reg>;
|
|
|
|
vcc7-supply = <&vdd_5v_in_reg>;
|
|
|
|
vccio-supply = <&vdd_5v_in_reg>;
|
|
|
|
|
|
|
|
regulators {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
vdd1_reg: vdd1 {
|
|
|
|
regulator-name = "vddio_ddr_1v2";
|
|
|
|
regulator-min-microvolt = <1200000>;
|
|
|
|
regulator-max-microvolt = <1200000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vdd2_reg: vdd2 {
|
|
|
|
regulator-name = "vdd_1v5_gen";
|
|
|
|
regulator-min-microvolt = <1500000>;
|
|
|
|
regulator-max-microvolt = <1500000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vddctrl_reg: vddctrl {
|
|
|
|
regulator-name = "vdd_cpu,vdd_sys";
|
|
|
|
regulator-min-microvolt = <1000000>;
|
|
|
|
regulator-max-microvolt = <1000000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
vio_reg: vio {
|
|
|
|
regulator-name = "vdd_1v8_gen";
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <1800000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
ldo1_reg: ldo1 {
|
|
|
|
regulator-name = "vdd_pexa,vdd_pexb";
|
|
|
|
regulator-min-microvolt = <1050000>;
|
|
|
|
regulator-max-microvolt = <1050000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
ldo2_reg: ldo2 {
|
|
|
|
regulator-name = "vdd_sata,avdd_plle";
|
|
|
|
regulator-min-microvolt = <1050000>;
|
|
|
|
regulator-max-microvolt = <1050000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
/* LDO3 is not connected to anything */
|
|
|
|
|
|
|
|
ldo4_reg: ldo4 {
|
|
|
|
regulator-name = "vdd_rtc";
|
|
|
|
regulator-min-microvolt = <1200000>;
|
|
|
|
regulator-max-microvolt = <1200000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
ldo5_reg: ldo5 {
|
|
|
|
regulator-name = "vddio_sdmmc,avdd_vdac";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
ldo6_reg: ldo6 {
|
|
|
|
regulator-name = "avdd_dsi_csi,pwrdet_mipi";
|
|
|
|
regulator-min-microvolt = <1200000>;
|
|
|
|
regulator-max-microvolt = <1200000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
ldo7_reg: ldo7 {
|
|
|
|
regulator-name = "vdd_pllm,x,u,a_p_c_s";
|
|
|
|
regulator-min-microvolt = <1200000>;
|
|
|
|
regulator-max-microvolt = <1200000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
ldo8_reg: ldo8 {
|
|
|
|
regulator-name = "vdd_ddr_hs";
|
|
|
|
regulator-min-microvolt = <1000000>;
|
|
|
|
regulator-max-microvolt = <1000000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2013-11-27 05:43:45 +08:00
|
|
|
|
|
|
|
tps62361@60 {
|
|
|
|
compatible = "ti,tps62361";
|
|
|
|
reg = <0x60>;
|
|
|
|
|
|
|
|
regulator-name = "tps62361-vout";
|
|
|
|
regulator-min-microvolt = <500000>;
|
|
|
|
regulator-max-microvolt = <1500000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
ti,vsel0-state-high;
|
|
|
|
ti,vsel1-state-high;
|
|
|
|
};
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
spi@7000da00 {
|
|
|
|
status = "okay";
|
|
|
|
spi-max-frequency = <25000000>;
|
|
|
|
spi-flash@1 {
|
|
|
|
compatible = "winbond,w25q32";
|
|
|
|
reg = <1>;
|
|
|
|
spi-max-frequency = <20000000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-11-26 08:53:16 +08:00
|
|
|
pmc@7000e400 {
|
2013-01-03 07:53:51 +08:00
|
|
|
status = "okay";
|
|
|
|
nvidia,invert-interrupt;
|
2013-08-12 17:40:07 +08:00
|
|
|
nvidia,suspend-mode = <1>;
|
2013-04-03 19:31:52 +08:00
|
|
|
nvidia,cpu-pwr-good-time = <2000>;
|
|
|
|
nvidia,cpu-pwr-off-time = <200>;
|
|
|
|
nvidia,core-pwr-good-time = <3845 3845>;
|
|
|
|
nvidia,core-pwr-off-time = <0>;
|
|
|
|
nvidia,core-power-req-active-high;
|
|
|
|
nvidia,sys-clock-req-active-high;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
|
2013-11-27 05:43:45 +08:00
|
|
|
ahub@70080000 {
|
|
|
|
i2s@70080400 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-01-03 07:53:51 +08:00
|
|
|
sdhci@78000000 {
|
|
|
|
status = "okay";
|
2013-02-13 08:25:15 +08:00
|
|
|
cd-gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
|
|
|
|
wp-gpios = <&gpio TEGRA_GPIO(T, 3) GPIO_ACTIVE_HIGH>;
|
|
|
|
power-gpios = <&gpio TEGRA_GPIO(D, 7) GPIO_ACTIVE_HIGH>;
|
2013-01-03 07:53:51 +08:00
|
|
|
bus-width = <4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhci@78000600 {
|
|
|
|
status = "okay";
|
|
|
|
bus-width = <8>;
|
2013-04-04 04:34:39 +08:00
|
|
|
non-removable;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
|
2013-12-20 10:08:53 +08:00
|
|
|
usb@7d004000 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
phy2: usb-phy@7d004000 {
|
|
|
|
vbus-supply = <&sys_3v3_reg>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-08-01 23:00:17 +08:00
|
|
|
usb@7d008000 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
usb-phy@7d008000 {
|
|
|
|
vbus-supply = <&usb3_vbus_reg>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-04-03 19:31:27 +08:00
|
|
|
clocks {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
2013-11-26 08:53:16 +08:00
|
|
|
clk32k_in: clock@0 {
|
2013-04-03 19:31:27 +08:00
|
|
|
compatible = "fixed-clock";
|
|
|
|
reg=<0>;
|
|
|
|
#clock-cells = <0>;
|
|
|
|
clock-frequency = <32768>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-11-27 05:43:45 +08:00
|
|
|
gpio-leds {
|
|
|
|
compatible = "gpio-leds";
|
|
|
|
|
|
|
|
gpled1 {
|
|
|
|
label = "LED1"; /* CR5A1 (blue) */
|
|
|
|
gpios = <&gpio TEGRA_GPIO(L, 1) GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
gpled2 {
|
|
|
|
label = "LED2"; /* CR4A2 (green) */
|
|
|
|
gpios = <&gpio TEGRA_GPIO(L, 0) GPIO_ACTIVE_HIGH>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-01-03 07:53:51 +08:00
|
|
|
regulators {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
vdd_5v_in_reg: regulator@0 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <0>;
|
|
|
|
regulator-name = "vdd_5v_in";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
chargepump_5v_reg: regulator@1 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <1>;
|
|
|
|
regulator-name = "chargepump_5v";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
regulator-always-on;
|
|
|
|
enable-active-high;
|
2013-02-13 08:25:15 +08:00
|
|
|
gpio = <&pmic 0 GPIO_ACTIVE_HIGH>;
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
ddr_reg: regulator@2 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <2>;
|
|
|
|
regulator-name = "vdd_ddr";
|
|
|
|
regulator-min-microvolt = <1500000>;
|
|
|
|
regulator-max-microvolt = <1500000>;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-boot-on;
|
|
|
|
enable-active-high;
|
2013-02-13 08:25:15 +08:00
|
|
|
gpio = <&pmic 7 GPIO_ACTIVE_HIGH>;
|
2013-01-03 07:53:51 +08:00
|
|
|
vin-supply = <&vdd_5v_in_reg>;
|
|
|
|
};
|
|
|
|
|
|
|
|
vdd_5v_sata_reg: regulator@3 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <3>;
|
|
|
|
regulator-name = "vdd_5v_sata";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-boot-on;
|
|
|
|
enable-active-high;
|
2013-02-13 08:25:15 +08:00
|
|
|
gpio = <&gpio TEGRA_GPIO(D, 6) GPIO_ACTIVE_HIGH>;
|
2013-01-03 07:53:51 +08:00
|
|
|
vin-supply = <&vdd_5v_in_reg>;
|
|
|
|
};
|
|
|
|
|
|
|
|
usb1_vbus_reg: regulator@4 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <4>;
|
|
|
|
regulator-name = "usb1_vbus";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
enable-active-high;
|
2013-08-01 23:00:17 +08:00
|
|
|
gpio = <&gpio TEGRA_GPIO(DD, 6) GPIO_ACTIVE_HIGH>;
|
2013-01-03 07:53:51 +08:00
|
|
|
gpio-open-drain;
|
|
|
|
vin-supply = <&vdd_5v_in_reg>;
|
|
|
|
};
|
|
|
|
|
|
|
|
usb3_vbus_reg: regulator@5 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <5>;
|
|
|
|
regulator-name = "usb3_vbus";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
enable-active-high;
|
2013-08-01 23:00:17 +08:00
|
|
|
gpio = <&gpio TEGRA_GPIO(DD, 4) GPIO_ACTIVE_HIGH>;
|
2013-01-03 07:53:51 +08:00
|
|
|
gpio-open-drain;
|
|
|
|
vin-supply = <&vdd_5v_in_reg>;
|
|
|
|
};
|
|
|
|
|
|
|
|
sys_3v3_reg: regulator@6 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <6>;
|
|
|
|
regulator-name = "sys_3v3,vdd_3v3_alw";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-boot-on;
|
|
|
|
enable-active-high;
|
2013-02-13 08:25:15 +08:00
|
|
|
gpio = <&pmic 6 GPIO_ACTIVE_HIGH>;
|
2013-01-03 07:53:51 +08:00
|
|
|
vin-supply = <&vdd_5v_in_reg>;
|
|
|
|
};
|
|
|
|
|
|
|
|
sys_3v3_pexs_reg: regulator@7 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <7>;
|
|
|
|
regulator-name = "sys_3v3_pexs";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
regulator-boot-on;
|
|
|
|
enable-active-high;
|
2013-02-13 08:25:15 +08:00
|
|
|
gpio = <&gpio TEGRA_GPIO(L, 7) GPIO_ACTIVE_HIGH>;
|
2013-01-03 07:53:51 +08:00
|
|
|
vin-supply = <&sys_3v3_reg>;
|
|
|
|
};
|
|
|
|
};
|
2013-05-10 22:40:29 +08:00
|
|
|
|
2013-03-28 06:53:20 +08:00
|
|
|
sound {
|
|
|
|
compatible = "nvidia,tegra-audio-rt5640-beaver",
|
|
|
|
"nvidia,tegra-audio-rt5640";
|
|
|
|
nvidia,model = "NVIDIA Tegra Beaver";
|
|
|
|
|
|
|
|
nvidia,audio-routing =
|
|
|
|
"Headphones", "HPOR",
|
2013-08-15 03:54:24 +08:00
|
|
|
"Headphones", "HPOL",
|
|
|
|
"Mic Jack", "MICBIAS1",
|
|
|
|
"IN2P", "Mic Jack";
|
2013-03-28 06:53:20 +08:00
|
|
|
|
|
|
|
nvidia,i2s-controller = <&tegra_i2s1>;
|
|
|
|
nvidia,audio-codec = <&rt5640>;
|
|
|
|
|
|
|
|
nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_HIGH>;
|
|
|
|
|
|
|
|
clocks = <&tegra_car TEGRA30_CLK_PLL_A>,
|
|
|
|
<&tegra_car TEGRA30_CLK_PLL_A_OUT0>,
|
|
|
|
<&tegra_car TEGRA30_CLK_EXTERN1>;
|
|
|
|
clock-names = "pll_a", "pll_a_out0", "mclk";
|
|
|
|
};
|
2013-01-03 07:53:51 +08:00
|
|
|
};
|