2018-03-20 22:58:06 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
|
/* Copyright (c) 2018, Intel Corporation. */
|
|
|
|
|
|
|
|
|
|
#ifndef _ICE_COMMON_H_
|
|
|
|
|
#define _ICE_COMMON_H_
|
|
|
|
|
|
|
|
|
|
#include "ice.h"
|
|
|
|
|
#include "ice_type.h"
|
ice: Get switch config, scheduler config and device capabilities
This patch adds to the initialization flow by getting switch
configuration, scheduler configuration and device capabilities.
Switch configuration:
On boot, an L2 switch element is created in the firmware per physical
function. Each physical function is also mapped to a port, to which its
switch element is connected. In other words, this switch can be visualized
as an embedded vSwitch that can connect a physical function's virtual
station interfaces (VSIs) to the egress/ingress port. Egress/ingress
filters will be eventually created and applied on this switch element.
As part of the initialization flow, the driver gets configuration data
from this switch element and stores it.
Scheduler configuration:
The Tx scheduler is a subsystem responsible for setting and enforcing QoS.
As part of the initialization flow, the driver queries and stores the
default scheduler configuration for the given physical function.
Device capabilities:
As part of initialization, the driver has to determine what the device is
capable of (ex. max queues, VSIs, etc). This information is obtained from
the firmware and stored by the driver.
CC: Shannon Nelson <shannon.nelson@oracle.com>
Signed-off-by: Anirudh Venkataramanan <anirudh.venkataramanan@intel.com>
Acked-by: Shannon Nelson <shannon.nelson@oracle.com>
Tested-by: Tony Brelinski <tonyx.brelinski@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
2018-03-20 22:58:08 +08:00
|
|
|
#include "ice_switch.h"
|
2018-03-20 22:58:06 +08:00
|
|
|
|
|
|
|
|
void ice_debug_cq(struct ice_hw *hw, u32 mask, void *desc, void *buf,
|
|
|
|
|
u16 buf_len);
|
2018-03-20 22:58:07 +08:00
|
|
|
enum ice_status ice_init_hw(struct ice_hw *hw);
|
|
|
|
|
void ice_deinit_hw(struct ice_hw *hw);
|
|
|
|
|
enum ice_status ice_check_reset(struct ice_hw *hw);
|
|
|
|
|
enum ice_status ice_reset(struct ice_hw *hw, enum ice_reset_req req);
|
2018-03-20 22:58:06 +08:00
|
|
|
enum ice_status ice_init_all_ctrlq(struct ice_hw *hw);
|
|
|
|
|
void ice_shutdown_all_ctrlq(struct ice_hw *hw);
|
|
|
|
|
enum ice_status
|
2018-03-20 22:58:10 +08:00
|
|
|
ice_clean_rq_elem(struct ice_hw *hw, struct ice_ctl_q_info *cq,
|
|
|
|
|
struct ice_rq_event_info *e, u16 *pending);
|
|
|
|
|
enum ice_status
|
2018-03-20 22:58:18 +08:00
|
|
|
ice_get_link_status(struct ice_port_info *pi, bool *link_up);
|
|
|
|
|
enum ice_status
|
2018-03-20 22:58:07 +08:00
|
|
|
ice_acquire_res(struct ice_hw *hw, enum ice_aq_res_ids res,
|
2018-08-09 21:29:46 +08:00
|
|
|
enum ice_aq_res_access_type access, u32 timeout);
|
2018-03-20 22:58:07 +08:00
|
|
|
void ice_release_res(struct ice_hw *hw, enum ice_aq_res_ids res);
|
|
|
|
|
enum ice_status ice_init_nvm(struct ice_hw *hw);
|
|
|
|
|
enum ice_status
|
2018-03-20 22:58:06 +08:00
|
|
|
ice_sq_send_cmd(struct ice_hw *hw, struct ice_ctl_q_info *cq,
|
|
|
|
|
struct ice_aq_desc *desc, void *buf, u16 buf_size,
|
|
|
|
|
struct ice_sq_cd *cd);
|
2018-03-20 22:58:07 +08:00
|
|
|
void ice_clear_pxe_mode(struct ice_hw *hw);
|
ice: Get switch config, scheduler config and device capabilities
This patch adds to the initialization flow by getting switch
configuration, scheduler configuration and device capabilities.
Switch configuration:
On boot, an L2 switch element is created in the firmware per physical
function. Each physical function is also mapped to a port, to which its
switch element is connected. In other words, this switch can be visualized
as an embedded vSwitch that can connect a physical function's virtual
station interfaces (VSIs) to the egress/ingress port. Egress/ingress
filters will be eventually created and applied on this switch element.
As part of the initialization flow, the driver gets configuration data
from this switch element and stores it.
Scheduler configuration:
The Tx scheduler is a subsystem responsible for setting and enforcing QoS.
As part of the initialization flow, the driver queries and stores the
default scheduler configuration for the given physical function.
Device capabilities:
As part of initialization, the driver has to determine what the device is
capable of (ex. max queues, VSIs, etc). This information is obtained from
the firmware and stored by the driver.
CC: Shannon Nelson <shannon.nelson@oracle.com>
Signed-off-by: Anirudh Venkataramanan <anirudh.venkataramanan@intel.com>
Acked-by: Shannon Nelson <shannon.nelson@oracle.com>
Tested-by: Tony Brelinski <tonyx.brelinski@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
2018-03-20 22:58:08 +08:00
|
|
|
enum ice_status ice_get_caps(struct ice_hw *hw);
|
2018-03-20 22:58:13 +08:00
|
|
|
enum ice_status
|
|
|
|
|
ice_write_rxq_ctx(struct ice_hw *hw, struct ice_rlan_ctx *rlan_ctx,
|
|
|
|
|
u32 rxq_index);
|
2018-03-20 22:58:15 +08:00
|
|
|
|
|
|
|
|
enum ice_status
|
2018-09-20 08:23:13 +08:00
|
|
|
ice_aq_get_rss_lut(struct ice_hw *hw, u16 vsi_handle, u8 lut_type, u8 *lut,
|
2018-03-20 22:58:15 +08:00
|
|
|
u16 lut_size);
|
|
|
|
|
enum ice_status
|
2018-09-20 08:23:13 +08:00
|
|
|
ice_aq_set_rss_lut(struct ice_hw *hw, u16 vsi_handle, u8 lut_type, u8 *lut,
|
2018-03-20 22:58:15 +08:00
|
|
|
u16 lut_size);
|
|
|
|
|
enum ice_status
|
2018-09-20 08:23:13 +08:00
|
|
|
ice_aq_get_rss_key(struct ice_hw *hw, u16 vsi_handle,
|
2018-03-20 22:58:15 +08:00
|
|
|
struct ice_aqc_get_set_rss_keys *keys);
|
|
|
|
|
enum ice_status
|
2018-09-20 08:23:13 +08:00
|
|
|
ice_aq_set_rss_key(struct ice_hw *hw, u16 vsi_handle,
|
2018-03-20 22:58:15 +08:00
|
|
|
struct ice_aqc_get_set_rss_keys *keys);
|
2018-09-20 08:23:13 +08:00
|
|
|
|
2018-03-20 22:58:06 +08:00
|
|
|
bool ice_check_sq_alive(struct ice_hw *hw, struct ice_ctl_q_info *cq);
|
|
|
|
|
enum ice_status ice_aq_q_shutdown(struct ice_hw *hw, bool unloading);
|
|
|
|
|
void ice_fill_dflt_direct_cmd_desc(struct ice_aq_desc *desc, u16 opcode);
|
2018-03-20 22:58:13 +08:00
|
|
|
extern const struct ice_ctx_ele ice_tlan_ctx_info[];
|
|
|
|
|
enum ice_status
|
|
|
|
|
ice_set_ctx(u8 *src_ctx, u8 *dest_ctx, const struct ice_ctx_ele *ce_info);
|
2018-03-20 22:58:06 +08:00
|
|
|
enum ice_status
|
|
|
|
|
ice_aq_send_cmd(struct ice_hw *hw, struct ice_aq_desc *desc,
|
|
|
|
|
void *buf, u16 buf_size, struct ice_sq_cd *cd);
|
|
|
|
|
enum ice_status ice_aq_get_fw_ver(struct ice_hw *hw, struct ice_sq_cd *cd);
|
2018-08-09 21:29:51 +08:00
|
|
|
|
|
|
|
|
enum ice_status
|
|
|
|
|
ice_aq_get_phy_caps(struct ice_port_info *pi, bool qual_mods, u8 report_mode,
|
|
|
|
|
struct ice_aqc_get_phy_caps_data *caps,
|
|
|
|
|
struct ice_sq_cd *cd);
|
|
|
|
|
void
|
|
|
|
|
ice_update_phy_type(u64 *phy_type_low, u16 link_speeds_bitmap);
|
2018-03-20 22:58:19 +08:00
|
|
|
enum ice_status
|
|
|
|
|
ice_aq_manage_mac_write(struct ice_hw *hw, u8 *mac_addr, u8 flags,
|
|
|
|
|
struct ice_sq_cd *cd);
|
2018-03-20 22:58:07 +08:00
|
|
|
enum ice_status ice_clear_pf_cfg(struct ice_hw *hw);
|
2018-03-20 22:58:09 +08:00
|
|
|
enum ice_status
|
2018-08-09 21:29:51 +08:00
|
|
|
ice_aq_set_phy_cfg(struct ice_hw *hw, u8 lport,
|
|
|
|
|
struct ice_aqc_set_phy_cfg_data *cfg, struct ice_sq_cd *cd);
|
|
|
|
|
enum ice_status
|
|
|
|
|
ice_set_fc(struct ice_port_info *pi, u8 *aq_failures,
|
|
|
|
|
bool ena_auto_link_update);
|
|
|
|
|
|
2018-03-20 22:58:16 +08:00
|
|
|
enum ice_status
|
|
|
|
|
ice_aq_set_link_restart_an(struct ice_port_info *pi, bool ena_link,
|
|
|
|
|
struct ice_sq_cd *cd);
|
|
|
|
|
enum ice_status
|
2018-03-20 22:58:09 +08:00
|
|
|
ice_aq_get_link_info(struct ice_port_info *pi, bool ena_lse,
|
|
|
|
|
struct ice_link_status *link, struct ice_sq_cd *cd);
|
2018-03-20 22:58:13 +08:00
|
|
|
enum ice_status
|
2018-03-20 22:58:18 +08:00
|
|
|
ice_aq_set_event_mask(struct ice_hw *hw, u8 port_num, u16 mask,
|
|
|
|
|
struct ice_sq_cd *cd);
|
|
|
|
|
enum ice_status
|
2018-03-20 22:58:13 +08:00
|
|
|
ice_dis_vsi_txq(struct ice_port_info *pi, u8 num_queues, u16 *q_ids,
|
|
|
|
|
u32 *q_teids, struct ice_sq_cd *cmd_details);
|
|
|
|
|
enum ice_status
|
2018-09-20 08:23:13 +08:00
|
|
|
ice_cfg_vsi_lan(struct ice_port_info *pi, u16 vsi_handle, u8 tc_bitmap,
|
2018-03-20 22:58:17 +08:00
|
|
|
u16 *max_lanqs);
|
|
|
|
|
enum ice_status
|
2018-09-20 08:23:13 +08:00
|
|
|
ice_ena_vsi_txq(struct ice_port_info *pi, u16 vsi_handle, u8 tc, u8 num_qgrps,
|
2018-03-20 22:58:13 +08:00
|
|
|
struct ice_aqc_add_tx_qgrp *buf, u16 buf_size,
|
|
|
|
|
struct ice_sq_cd *cd);
|
ice: Implement VSI replay framework
Currently, switch filters get replayed after reset. In addition to
filters, other VSI attributes (like RSS configuration, Tx scheduler
configuration, etc.) also need to be replayed after reset.
Thus, instead of replaying based on functional blocks (i.e. replay
all filters for all VSIs, followed by RSS configuration replay for
all VSIs, and so on), it makes more sense to have the replay centered
around a VSI. In other words, replay all configurations for a VSI before
moving on to rebuilding the next VSI.
To that effect, this patch introduces a VSI replay framework in a new
function ice_vsi_replay_all. Currently it only replays switch filters,
but it will be expanded in the future to replay additional VSI attributes.
Signed-off-by: Anirudh Venkataramanan <anirudh.venkataramanan@intel.com>
Tested-by: Andrew Bowers <andrewx.bowers@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
2018-09-20 08:23:14 +08:00
|
|
|
enum ice_status ice_replay_vsi(struct ice_hw *hw, u16 vsi_handle);
|
|
|
|
|
void ice_replay_post(struct ice_hw *hw);
|
2018-08-09 21:29:55 +08:00
|
|
|
void ice_output_fw_log(struct ice_hw *hw, struct ice_aq_desc *desc, void *buf);
|
2018-09-20 08:23:04 +08:00
|
|
|
void ice_stat_update40(struct ice_hw *hw, u32 hireg, u32 loreg,
|
|
|
|
|
bool prev_stat_loaded, u64 *prev_stat, u64 *cur_stat);
|
|
|
|
|
void ice_stat_update32(struct ice_hw *hw, u32 reg, bool prev_stat_loaded,
|
|
|
|
|
u64 *prev_stat, u64 *cur_stat);
|
2018-03-20 22:58:06 +08:00
|
|
|
#endif /* _ICE_COMMON_H_ */
|