2012-01-26 05:43:28 +08:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2012 NVIDIA CORPORATION. All rights reserved.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
* under the terms and conditions of the GNU General Public License,
|
|
|
|
|
* version 2, as published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
|
* more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __MACH_TEGRA_PMC_H
|
|
|
|
|
#define __MACH_TEGRA_PMC_H
|
|
|
|
|
|
2013-08-21 05:47:38 +08:00
|
|
|
#include <linux/reboot.h>
|
|
|
|
|
|
2013-04-03 19:31:46 +08:00
|
|
|
enum tegra_suspend_mode {
|
|
|
|
|
TEGRA_SUSPEND_NONE = 0,
|
|
|
|
|
TEGRA_SUSPEND_LP2, /* CPU voltage off */
|
|
|
|
|
TEGRA_SUSPEND_LP1, /* CPU voltage off, DRAM self-refresh */
|
|
|
|
|
TEGRA_SUSPEND_LP0, /* CPU + core voltage off, DRAM self-refresh */
|
|
|
|
|
TEGRA_MAX_SUSPEND_MODE,
|
|
|
|
|
};
|
|
|
|
|
|
2013-04-03 19:31:28 +08:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
2013-04-03 19:31:47 +08:00
|
|
|
enum tegra_suspend_mode tegra_pmc_get_suspend_mode(void);
|
2013-08-12 17:40:03 +08:00
|
|
|
void tegra_pmc_set_suspend_mode(enum tegra_suspend_mode mode);
|
|
|
|
|
void tegra_pmc_suspend(void);
|
|
|
|
|
void tegra_pmc_resume(void);
|
2013-04-03 19:31:47 +08:00
|
|
|
void tegra_pmc_pm_set(enum tegra_suspend_mode mode);
|
|
|
|
|
void tegra_pmc_suspend_init(void);
|
2013-04-03 19:31:28 +08:00
|
|
|
#endif
|
|
|
|
|
|
2013-03-01 05:32:11 +08:00
|
|
|
bool tegra_pmc_cpu_is_powered(int cpuid);
|
|
|
|
|
int tegra_pmc_cpu_power_on(int cpuid);
|
|
|
|
|
int tegra_pmc_cpu_remove_clamping(int cpuid);
|
|
|
|
|
|
2013-08-21 05:47:38 +08:00
|
|
|
void tegra_pmc_restart(enum reboot_mode mode, const char *cmd);
|
|
|
|
|
|
ARM: tegra: split tegra_pmc_init() in two
Tegra's board file currently initializes clocks much earlier than those
for most other ARM SoCs. The reason is:
* The PMC HW block is involved in the path of some interrupts (i.e. it
inverts, or not, the IRQ input pin dedicated to the PMIC).
* So, that part of the PMC must be initialized early so that the IRQ
polarity is correct.
* The PMC initialization is currently monolithic, and the PMC has some
clock inputs, so the init routine ends up calling of_clk_get_by_name(),
and hence clocks must be set up early too.
In order to defer clock initialization to the more typical location,
split out the portions of tegra_pmc_init() that are truly IRQ-related
into a separate tegra_pmc_init_irq(), which can be called from the
machine descriptor's .init_irq() function, and defer the rest until
the machine descriptor's .init_machine() function. This allows the
clock initiliazation to happen from the machine descriptor's
.init_time() function, as is typical.
Signed-off-by: Stephen Warren <swarren@nvidia.com>
2013-08-21 05:17:35 +08:00
|
|
|
void tegra_pmc_init_irq(void);
|
2012-01-26 05:43:28 +08:00
|
|
|
void tegra_pmc_init(void);
|
|
|
|
|
|
|
|
|
|
#endif
|