2012-06-22 17:40:48 +08:00
|
|
|
/*
|
|
|
|
|
* Device Tree Source for AM33XX SoC
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
|
*
|
|
|
|
|
* This file is licensed under the terms of the GNU General Public License
|
|
|
|
|
* version 2. This program is licensed "as is" without any warranty of any
|
|
|
|
|
* kind, whether express or implied.
|
|
|
|
|
*/
|
|
|
|
|
|
2013-06-03 22:12:23 +08:00
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
2013-06-03 22:12:25 +08:00
|
|
|
#include <dt-bindings/pinctrl/am33xx.h>
|
2013-06-03 22:12:23 +08:00
|
|
|
|
2012-06-22 17:40:48 +08:00
|
|
|
/ {
|
|
|
|
|
compatible = "ti,am33xx";
|
2012-10-24 16:47:52 +08:00
|
|
|
interrupt-parent = <&intc>;
|
2016-08-31 18:35:21 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
2012-06-22 17:40:48 +08:00
|
|
|
|
|
|
|
|
aliases {
|
2013-10-17 04:21:04 +08:00
|
|
|
i2c0 = &i2c0;
|
|
|
|
|
i2c1 = &i2c1;
|
|
|
|
|
i2c2 = &i2c2;
|
2013-03-28 14:06:05 +08:00
|
|
|
serial0 = &uart0;
|
|
|
|
|
serial1 = &uart1;
|
|
|
|
|
serial2 = &uart2;
|
|
|
|
|
serial3 = &uart3;
|
|
|
|
|
serial4 = &uart4;
|
|
|
|
|
serial5 = &uart5;
|
2012-11-15 02:08:24 +08:00
|
|
|
d_can0 = &dcan0;
|
|
|
|
|
d_can1 = &dcan1;
|
2013-07-05 20:51:33 +08:00
|
|
|
usb0 = &usb0;
|
|
|
|
|
usb1 = &usb1;
|
|
|
|
|
phy0 = &usb0_phy;
|
|
|
|
|
phy1 = &usb1_phy;
|
2013-10-03 01:58:33 +08:00
|
|
|
ethernet0 = &cpsw_emac0;
|
|
|
|
|
ethernet1 = &cpsw_emac1;
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpus {
|
2013-04-19 01:35:59 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
2012-06-22 17:40:48 +08:00
|
|
|
cpu@0 {
|
|
|
|
|
compatible = "arm,cortex-a8";
|
2013-04-19 01:35:59 +08:00
|
|
|
device_type = "cpu";
|
|
|
|
|
reg = <0>;
|
2012-08-31 17:37:20 +08:00
|
|
|
|
2016-09-15 07:26:53 +08:00
|
|
|
/*
|
|
|
|
|
* To consider voltage drop between PMIC and SoC,
|
|
|
|
|
* tolerance value is reduced to 2% from 4% and
|
|
|
|
|
* voltage value is increased as a precaution.
|
|
|
|
|
*/
|
|
|
|
|
operating-points = <
|
|
|
|
|
/* kHz uV */
|
|
|
|
|
720000 1285000
|
|
|
|
|
600000 1225000
|
|
|
|
|
500000 1125000
|
|
|
|
|
275000 1125000
|
|
|
|
|
>;
|
|
|
|
|
voltage-tolerance = <2>; /* 2 percentage */
|
2014-01-30 02:19:17 +08:00
|
|
|
|
|
|
|
|
clocks = <&dpll_mpu_ck>;
|
|
|
|
|
clock-names = "cpu";
|
|
|
|
|
|
2012-08-31 17:37:20 +08:00
|
|
|
clock-latency = <300000>; /* From omap-cpufreq driver */
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2013-08-04 02:00:54 +08:00
|
|
|
pmu {
|
|
|
|
|
compatible = "arm,cortex-a8-pmu";
|
|
|
|
|
interrupts = <3>;
|
|
|
|
|
};
|
|
|
|
|
|
2012-06-22 17:40:48 +08:00
|
|
|
/*
|
2014-03-28 18:11:37 +08:00
|
|
|
* The soc node represents the soc top level view. It is used for IPs
|
2012-06-22 17:40:48 +08:00
|
|
|
* that are not memory mapped in the MPU view or for the MPU itself.
|
|
|
|
|
*/
|
|
|
|
|
soc {
|
|
|
|
|
compatible = "ti,omap-infra";
|
|
|
|
|
mpu {
|
|
|
|
|
compatible = "ti,omap3-mpu";
|
|
|
|
|
ti,hwmods = "mpu";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* XXX: Use a flat representation of the AM33XX interconnect.
|
2014-03-28 18:11:39 +08:00
|
|
|
* The real AM33XX interconnect network is quite complex. Since
|
|
|
|
|
* it will not bring real advantage to represent that in DT
|
2012-06-22 17:40:48 +08:00
|
|
|
* for the moment, just use a fake OCP bus entry to represent
|
|
|
|
|
* the whole bus hierarchy.
|
|
|
|
|
*/
|
|
|
|
|
ocp {
|
|
|
|
|
compatible = "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges;
|
|
|
|
|
ti,hwmods = "l3_main";
|
|
|
|
|
|
2015-03-20 19:08:29 +08:00
|
|
|
l4_wkup: l4_wkup@44c00000 {
|
|
|
|
|
compatible = "ti,am3-l4-wkup", "simple-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges = <0 0x44c00000 0x280000>;
|
2013-07-18 23:15:35 +08:00
|
|
|
|
2015-07-14 01:34:54 +08:00
|
|
|
wkup_m3: wkup_m3@100000 {
|
|
|
|
|
compatible = "ti,am3352-wkup-m3";
|
|
|
|
|
reg = <0x100000 0x4000>,
|
|
|
|
|
<0x180000 0x2000>;
|
|
|
|
|
reg-names = "umem", "dmem";
|
|
|
|
|
ti,hwmods = "wkup_m3";
|
|
|
|
|
ti,pm-firmware = "am335x-pm-firmware.elf";
|
|
|
|
|
};
|
|
|
|
|
|
2015-03-20 19:08:29 +08:00
|
|
|
prcm: prcm@200000 {
|
|
|
|
|
compatible = "ti,am3-prcm";
|
|
|
|
|
reg = <0x200000 0x4000>;
|
2013-07-18 23:15:35 +08:00
|
|
|
|
2015-03-20 19:08:29 +08:00
|
|
|
prcm_clocks: clocks {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
2013-07-18 23:15:35 +08:00
|
|
|
|
2015-03-20 19:08:29 +08:00
|
|
|
prcm_clockdomains: clockdomains {
|
|
|
|
|
};
|
2013-07-18 23:15:35 +08:00
|
|
|
};
|
|
|
|
|
|
2015-03-20 19:08:29 +08:00
|
|
|
scm: scm@210000 {
|
|
|
|
|
compatible = "ti,am3-scm", "simple-bus";
|
|
|
|
|
reg = <0x210000 0x2000>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges = <0 0x210000 0x2000>;
|
|
|
|
|
|
|
|
|
|
am33xx_pinmux: pinmux@800 {
|
|
|
|
|
compatible = "pinctrl-single";
|
|
|
|
|
reg = <0x800 0x238>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
pinctrl-single,register-width = <32>;
|
|
|
|
|
pinctrl-single,function-mask = <0x7f>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
scm_conf: scm_conf@0 {
|
|
|
|
|
compatible = "syscon";
|
|
|
|
|
reg = <0x0 0x800>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
|
|
scm_clocks: clocks {
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2015-07-18 05:08:03 +08:00
|
|
|
wkup_m3_ipc: wkup_m3_ipc@1324 {
|
|
|
|
|
compatible = "ti,am3352-wkup-m3-ipc";
|
|
|
|
|
reg = <0x1324 0x24>;
|
|
|
|
|
interrupts = <78>;
|
|
|
|
|
ti,rproc = <&wkup_m3>;
|
|
|
|
|
mboxes = <&mailbox &mbox_wkupm3>;
|
|
|
|
|
};
|
|
|
|
|
|
2015-12-17 21:33:36 +08:00
|
|
|
edma_xbar: dma-router@f90 {
|
|
|
|
|
compatible = "ti,am335x-edma-crossbar";
|
|
|
|
|
reg = <0xf90 0x40>;
|
|
|
|
|
#dma-cells = <3>;
|
|
|
|
|
dma-requests = <32>;
|
|
|
|
|
dma-masters = <&edma>;
|
|
|
|
|
};
|
|
|
|
|
|
2015-03-20 19:08:29 +08:00
|
|
|
scm_clockdomains: clockdomains {
|
|
|
|
|
};
|
2013-07-18 23:15:35 +08:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2012-06-22 17:40:48 +08:00
|
|
|
intc: interrupt-controller@48200000 {
|
2014-09-09 08:54:48 +08:00
|
|
|
compatible = "ti,am33xx-intc";
|
2012-06-22 17:40:48 +08:00
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
reg = <0x48200000 0x1000>;
|
|
|
|
|
};
|
|
|
|
|
|
2013-09-11 03:24:37 +08:00
|
|
|
edma: edma@49000000 {
|
2015-12-17 21:33:36 +08:00
|
|
|
compatible = "ti,edma3-tpcc";
|
|
|
|
|
ti,hwmods = "tpcc";
|
|
|
|
|
reg = <0x49000000 0x10000>;
|
|
|
|
|
reg-names = "edma3_cc";
|
2013-09-11 03:24:37 +08:00
|
|
|
interrupts = <12 13 14>;
|
2016-05-25 05:20:28 +08:00
|
|
|
interrupt-names = "edma3_ccint", "edma3_mperr",
|
2015-12-17 21:33:36 +08:00
|
|
|
"edma3_ccerrint";
|
|
|
|
|
dma-requests = <64>;
|
|
|
|
|
#dma-cells = <2>;
|
|
|
|
|
|
|
|
|
|
ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
|
|
|
|
|
<&edma_tptc2 0>;
|
|
|
|
|
|
|
|
|
|
ti,edma-memcpy-channels = <20 21>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
edma_tptc0: tptc@49800000 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
ti,hwmods = "tptc0";
|
|
|
|
|
reg = <0x49800000 0x100000>;
|
|
|
|
|
interrupts = <112>;
|
|
|
|
|
interrupt-names = "edma3_tcerrint";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
edma_tptc1: tptc@49900000 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
ti,hwmods = "tptc1";
|
|
|
|
|
reg = <0x49900000 0x100000>;
|
|
|
|
|
interrupts = <113>;
|
|
|
|
|
interrupt-names = "edma3_tcerrint";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
edma_tptc2: tptc@49a00000 {
|
|
|
|
|
compatible = "ti,edma3-tptc";
|
|
|
|
|
ti,hwmods = "tptc2";
|
|
|
|
|
reg = <0x49a00000 0x100000>;
|
|
|
|
|
interrupts = <114>;
|
|
|
|
|
interrupt-names = "edma3_tcerrint";
|
2013-09-11 03:24:37 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-21 19:52:17 +08:00
|
|
|
gpio0: gpio@44e07000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio1";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
2013-08-07 19:06:32 +08:00
|
|
|
#interrupt-cells = <2>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x44e07000 0x1000>;
|
|
|
|
|
interrupts = <96>;
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-21 19:52:17 +08:00
|
|
|
gpio1: gpio@4804c000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio2";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
2013-08-07 19:06:32 +08:00
|
|
|
#interrupt-cells = <2>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x4804c000 0x1000>;
|
|
|
|
|
interrupts = <98>;
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-21 19:52:17 +08:00
|
|
|
gpio2: gpio@481ac000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio3";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
2013-08-07 19:06:32 +08:00
|
|
|
#interrupt-cells = <2>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481ac000 0x1000>;
|
|
|
|
|
interrupts = <32>;
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-21 19:52:17 +08:00
|
|
|
gpio3: gpio@481ae000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-gpio";
|
|
|
|
|
ti,hwmods = "gpio4";
|
|
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
2013-08-07 19:06:32 +08:00
|
|
|
#interrupt-cells = <2>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481ae000 0x1000>;
|
|
|
|
|
interrupts = <62>;
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2013-03-28 14:06:05 +08:00
|
|
|
uart0: serial@44e09000 {
|
2015-07-14 16:02:06 +08:00
|
|
|
compatible = "ti,am3352-uart", "ti,omap3-uart";
|
2012-06-22 17:40:48 +08:00
|
|
|
ti,hwmods = "uart1";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x44e09000 0x2000>;
|
|
|
|
|
interrupts = <72>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 26 0>, <&edma 27 0>;
|
2014-09-30 02:06:46 +08:00
|
|
|
dma-names = "tx", "rx";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2013-03-28 14:06:05 +08:00
|
|
|
uart1: serial@48022000 {
|
2015-07-14 16:02:06 +08:00
|
|
|
compatible = "ti,am3352-uart", "ti,omap3-uart";
|
2012-06-22 17:40:48 +08:00
|
|
|
ti,hwmods = "uart2";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x48022000 0x2000>;
|
|
|
|
|
interrupts = <73>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 28 0>, <&edma 29 0>;
|
2014-09-30 02:06:46 +08:00
|
|
|
dma-names = "tx", "rx";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2013-03-28 14:06:05 +08:00
|
|
|
uart2: serial@48024000 {
|
2015-07-14 16:02:06 +08:00
|
|
|
compatible = "ti,am3352-uart", "ti,omap3-uart";
|
2012-06-22 17:40:48 +08:00
|
|
|
ti,hwmods = "uart3";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x48024000 0x2000>;
|
|
|
|
|
interrupts = <74>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 30 0>, <&edma 31 0>;
|
2014-09-30 02:06:46 +08:00
|
|
|
dma-names = "tx", "rx";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2013-03-28 14:06:05 +08:00
|
|
|
uart3: serial@481a6000 {
|
2015-07-14 16:02:06 +08:00
|
|
|
compatible = "ti,am3352-uart", "ti,omap3-uart";
|
2012-06-22 17:40:48 +08:00
|
|
|
ti,hwmods = "uart4";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481a6000 0x2000>;
|
|
|
|
|
interrupts = <44>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2013-03-28 14:06:05 +08:00
|
|
|
uart4: serial@481a8000 {
|
2015-07-14 16:02:06 +08:00
|
|
|
compatible = "ti,am3352-uart", "ti,omap3-uart";
|
2012-06-22 17:40:48 +08:00
|
|
|
ti,hwmods = "uart5";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481a8000 0x2000>;
|
|
|
|
|
interrupts = <45>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2013-03-28 14:06:05 +08:00
|
|
|
uart5: serial@481aa000 {
|
2015-07-14 16:02:06 +08:00
|
|
|
compatible = "ti,am3352-uart", "ti,omap3-uart";
|
2012-06-22 17:40:48 +08:00
|
|
|
ti,hwmods = "uart6";
|
|
|
|
|
clock-frequency = <48000000>;
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x481aa000 0x2000>;
|
|
|
|
|
interrupts = <46>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-21 19:52:17 +08:00
|
|
|
i2c0: i2c@44e0b000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "i2c1";
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x44e0b000 0x1000>;
|
|
|
|
|
interrupts = <70>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-21 19:52:17 +08:00
|
|
|
i2c1: i2c@4802a000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "i2c2";
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x4802a000 0x1000>;
|
|
|
|
|
interrupts = <71>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
|
2012-11-21 19:52:17 +08:00
|
|
|
i2c2: i2c@4819c000 {
|
2012-06-22 17:40:48 +08:00
|
|
|
compatible = "ti,omap4-i2c";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "i2c3";
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x4819c000 0x1000>;
|
|
|
|
|
interrupts = <30>;
|
2012-08-15 19:23:25 +08:00
|
|
|
status = "disabled";
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
2012-07-04 20:30:37 +08:00
|
|
|
|
2013-09-11 03:24:39 +08:00
|
|
|
mmc1: mmc@48060000 {
|
|
|
|
|
compatible = "ti,omap4-hsmmc";
|
|
|
|
|
ti,hwmods = "mmc1";
|
|
|
|
|
ti,dual-volt;
|
|
|
|
|
ti,needs-special-reset;
|
|
|
|
|
ti,needs-special-hs-handling;
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma_xbar 24 0 0
|
|
|
|
|
&edma_xbar 25 0 0>;
|
2013-09-11 03:24:39 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
interrupts = <64>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
reg = <0x48060000 0x1000>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mmc2: mmc@481d8000 {
|
|
|
|
|
compatible = "ti,omap4-hsmmc";
|
|
|
|
|
ti,hwmods = "mmc2";
|
|
|
|
|
ti,needs-special-reset;
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 2 0
|
|
|
|
|
&edma 3 0>;
|
2013-09-11 03:24:39 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
interrupts = <28>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
reg = <0x481d8000 0x1000>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mmc3: mmc@47810000 {
|
|
|
|
|
compatible = "ti,omap4-hsmmc";
|
|
|
|
|
ti,hwmods = "mmc3";
|
|
|
|
|
ti,needs-special-reset;
|
|
|
|
|
interrupts = <29>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
reg = <0x47810000 0x1000>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2013-10-11 05:15:35 +08:00
|
|
|
hwspinlock: spinlock@480ca000 {
|
|
|
|
|
compatible = "ti,omap4-hwspinlock";
|
|
|
|
|
reg = <0x480ca000 0x1000>;
|
|
|
|
|
ti,hwmods = "spinlock";
|
2014-01-14 08:26:45 +08:00
|
|
|
#hwlock-cells = <1>;
|
2013-10-11 05:15:35 +08:00
|
|
|
};
|
|
|
|
|
|
2012-07-04 20:30:37 +08:00
|
|
|
wdt2: wdt@44e35000 {
|
|
|
|
|
compatible = "ti,omap3-wdt";
|
|
|
|
|
ti,hwmods = "wd_timer2";
|
2012-08-27 19:51:01 +08:00
|
|
|
reg = <0x44e35000 0x1000>;
|
|
|
|
|
interrupts = <91>;
|
2012-07-04 20:30:37 +08:00
|
|
|
};
|
2012-09-20 05:19:27 +08:00
|
|
|
|
2014-09-09 21:15:35 +08:00
|
|
|
dcan0: can@481cc000 {
|
|
|
|
|
compatible = "ti,am3352-d_can";
|
2012-09-20 05:19:27 +08:00
|
|
|
ti,hwmods = "d_can0";
|
2014-09-09 21:15:35 +08:00
|
|
|
reg = <0x481cc000 0x2000>;
|
|
|
|
|
clocks = <&dcan0_fck>;
|
|
|
|
|
clock-names = "fck";
|
2015-03-20 19:08:29 +08:00
|
|
|
syscon-raminit = <&scm_conf 0x644 0>;
|
2012-09-20 05:19:27 +08:00
|
|
|
interrupts = <52>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2014-09-09 21:15:35 +08:00
|
|
|
dcan1: can@481d0000 {
|
|
|
|
|
compatible = "ti,am3352-d_can";
|
2012-09-20 05:19:27 +08:00
|
|
|
ti,hwmods = "d_can1";
|
2014-09-09 21:15:35 +08:00
|
|
|
reg = <0x481d0000 0x2000>;
|
|
|
|
|
clocks = <&dcan1_fck>;
|
|
|
|
|
clock-names = "fck";
|
2015-03-20 19:08:29 +08:00
|
|
|
syscon-raminit = <&scm_conf 0x644 1>;
|
2012-09-20 05:19:27 +08:00
|
|
|
interrupts = <55>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2012-10-19 22:59:00 +08:00
|
|
|
|
2014-07-12 05:44:36 +08:00
|
|
|
mailbox: mailbox@480C8000 {
|
|
|
|
|
compatible = "ti,omap4-mailbox";
|
|
|
|
|
reg = <0x480C8000 0x200>;
|
|
|
|
|
interrupts = <77>;
|
|
|
|
|
ti,hwmods = "mailbox";
|
2014-11-04 07:07:35 +08:00
|
|
|
#mbox-cells = <1>;
|
2014-07-12 05:44:36 +08:00
|
|
|
ti,mbox-num-users = <4>;
|
|
|
|
|
ti,mbox-num-fifos = <8>;
|
2014-09-11 03:27:23 +08:00
|
|
|
mbox_wkupm3: wkup_m3 {
|
2015-07-18 05:08:01 +08:00
|
|
|
ti,mbox-send-noirq;
|
2014-09-11 03:27:23 +08:00
|
|
|
ti,mbox-tx = <0 0 0>;
|
|
|
|
|
ti,mbox-rx = <0 0 3>;
|
|
|
|
|
};
|
2014-07-12 05:44:36 +08:00
|
|
|
};
|
|
|
|
|
|
2012-10-19 22:59:00 +08:00
|
|
|
timer1: timer@44e31000 {
|
2013-03-20 01:38:18 +08:00
|
|
|
compatible = "ti,am335x-timer-1ms";
|
2012-10-19 22:59:00 +08:00
|
|
|
reg = <0x44e31000 0x400>;
|
|
|
|
|
interrupts = <67>;
|
|
|
|
|
ti,hwmods = "timer1";
|
|
|
|
|
ti,timer-alwon;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer2: timer@48040000 {
|
2013-03-20 01:38:18 +08:00
|
|
|
compatible = "ti,am335x-timer";
|
2012-10-19 22:59:00 +08:00
|
|
|
reg = <0x48040000 0x400>;
|
|
|
|
|
interrupts = <68>;
|
|
|
|
|
ti,hwmods = "timer2";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer3: timer@48042000 {
|
2013-03-20 01:38:18 +08:00
|
|
|
compatible = "ti,am335x-timer";
|
2012-10-19 22:59:00 +08:00
|
|
|
reg = <0x48042000 0x400>;
|
|
|
|
|
interrupts = <69>;
|
|
|
|
|
ti,hwmods = "timer3";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer4: timer@48044000 {
|
2013-03-20 01:38:18 +08:00
|
|
|
compatible = "ti,am335x-timer";
|
2012-10-19 22:59:00 +08:00
|
|
|
reg = <0x48044000 0x400>;
|
|
|
|
|
interrupts = <92>;
|
|
|
|
|
ti,hwmods = "timer4";
|
|
|
|
|
ti,timer-pwm;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer5: timer@48046000 {
|
2013-03-20 01:38:18 +08:00
|
|
|
compatible = "ti,am335x-timer";
|
2012-10-19 22:59:00 +08:00
|
|
|
reg = <0x48046000 0x400>;
|
|
|
|
|
interrupts = <93>;
|
|
|
|
|
ti,hwmods = "timer5";
|
|
|
|
|
ti,timer-pwm;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer6: timer@48048000 {
|
2013-03-20 01:38:18 +08:00
|
|
|
compatible = "ti,am335x-timer";
|
2012-10-19 22:59:00 +08:00
|
|
|
reg = <0x48048000 0x400>;
|
|
|
|
|
interrupts = <94>;
|
|
|
|
|
ti,hwmods = "timer6";
|
|
|
|
|
ti,timer-pwm;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
timer7: timer@4804a000 {
|
2013-03-20 01:38:18 +08:00
|
|
|
compatible = "ti,am335x-timer";
|
2012-10-19 22:59:00 +08:00
|
|
|
reg = <0x4804a000 0x400>;
|
|
|
|
|
interrupts = <95>;
|
|
|
|
|
ti,hwmods = "timer7";
|
|
|
|
|
ti,timer-pwm;
|
|
|
|
|
};
|
2012-10-30 17:34:01 +08:00
|
|
|
|
2014-02-05 20:12:39 +08:00
|
|
|
rtc: rtc@44e3e000 {
|
2014-12-11 07:53:25 +08:00
|
|
|
compatible = "ti,am3352-rtc", "ti,da830-rtc";
|
2012-10-30 17:34:01 +08:00
|
|
|
reg = <0x44e3e000 0x1000>;
|
|
|
|
|
interrupts = <75
|
|
|
|
|
76>;
|
|
|
|
|
ti,hwmods = "rtc";
|
|
|
|
|
};
|
2012-10-31 18:51:09 +08:00
|
|
|
|
|
|
|
|
spi0: spi@48030000 {
|
|
|
|
|
compatible = "ti,omap4-mcspi";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x48030000 0x400>;
|
2013-02-01 13:37:27 +08:00
|
|
|
interrupts = <65>;
|
2012-10-31 18:51:09 +08:00
|
|
|
ti,spi-num-cs = <2>;
|
|
|
|
|
ti,hwmods = "spi0";
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 16 0
|
|
|
|
|
&edma 17 0
|
|
|
|
|
&edma 18 0
|
|
|
|
|
&edma 19 0>;
|
2013-09-11 03:24:38 +08:00
|
|
|
dma-names = "tx0", "rx0", "tx1", "rx1";
|
2012-10-31 18:51:09 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
spi1: spi@481a0000 {
|
|
|
|
|
compatible = "ti,omap4-mcspi";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
reg = <0x481a0000 0x400>;
|
2013-02-01 13:37:27 +08:00
|
|
|
interrupts = <125>;
|
2012-10-31 18:51:09 +08:00
|
|
|
ti,spi-num-cs = <2>;
|
|
|
|
|
ti,hwmods = "spi1";
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 42 0
|
|
|
|
|
&edma 43 0
|
|
|
|
|
&edma 44 0
|
|
|
|
|
&edma 45 0>;
|
2013-09-11 03:24:38 +08:00
|
|
|
dma-names = "tx0", "rx0", "tx1", "rx1";
|
2012-10-31 18:51:09 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2012-11-06 22:29:38 +08:00
|
|
|
|
2013-07-05 20:51:33 +08:00
|
|
|
usb: usb@47400000 {
|
|
|
|
|
compatible = "ti,am33xx-usb";
|
|
|
|
|
reg = <0x47400000 0x1000>;
|
|
|
|
|
ranges;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
2012-11-06 22:29:38 +08:00
|
|
|
ti,hwmods = "usb_otg_hs";
|
2013-07-05 20:51:33 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
|
2014-03-06 20:31:34 +08:00
|
|
|
usb_ctrl_mod: control@44e10620 {
|
2013-07-05 20:51:33 +08:00
|
|
|
compatible = "ti,am335x-usb-ctrl-module";
|
|
|
|
|
reg = <0x44e10620 0x10
|
|
|
|
|
0x44e10648 0x4>;
|
|
|
|
|
reg-names = "phy_ctrl", "wakeup";
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2013-08-21 00:35:47 +08:00
|
|
|
usb0_phy: usb-phy@47401300 {
|
2013-07-05 20:51:33 +08:00
|
|
|
compatible = "ti,am335x-usb-phy";
|
|
|
|
|
reg = <0x47401300 0x100>;
|
|
|
|
|
reg-names = "phy";
|
|
|
|
|
status = "disabled";
|
2013-10-14 20:49:21 +08:00
|
|
|
ti,ctrl_mod = <&usb_ctrl_mod>;
|
2013-07-05 20:51:33 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
usb0: usb@47401000 {
|
|
|
|
|
compatible = "ti,musb-am33xx";
|
|
|
|
|
status = "disabled";
|
2013-08-21 00:35:47 +08:00
|
|
|
reg = <0x47401400 0x400
|
|
|
|
|
0x47401000 0x200>;
|
|
|
|
|
reg-names = "mc", "control";
|
|
|
|
|
|
|
|
|
|
interrupts = <18>;
|
|
|
|
|
interrupt-names = "mc";
|
|
|
|
|
dr_mode = "otg";
|
|
|
|
|
mentor,multipoint = <1>;
|
|
|
|
|
mentor,num-eps = <16>;
|
|
|
|
|
mentor,ram-bits = <12>;
|
|
|
|
|
mentor,power = <500>;
|
|
|
|
|
phys = <&usb0_phy>;
|
2013-06-20 18:13:04 +08:00
|
|
|
|
|
|
|
|
dmas = <&cppi41dma 0 0 &cppi41dma 1 0
|
|
|
|
|
&cppi41dma 2 0 &cppi41dma 3 0
|
|
|
|
|
&cppi41dma 4 0 &cppi41dma 5 0
|
|
|
|
|
&cppi41dma 6 0 &cppi41dma 7 0
|
|
|
|
|
&cppi41dma 8 0 &cppi41dma 9 0
|
|
|
|
|
&cppi41dma 10 0 &cppi41dma 11 0
|
|
|
|
|
&cppi41dma 12 0 &cppi41dma 13 0
|
|
|
|
|
&cppi41dma 14 0 &cppi41dma 0 1
|
|
|
|
|
&cppi41dma 1 1 &cppi41dma 2 1
|
|
|
|
|
&cppi41dma 3 1 &cppi41dma 4 1
|
|
|
|
|
&cppi41dma 5 1 &cppi41dma 6 1
|
|
|
|
|
&cppi41dma 7 1 &cppi41dma 8 1
|
|
|
|
|
&cppi41dma 9 1 &cppi41dma 10 1
|
|
|
|
|
&cppi41dma 11 1 &cppi41dma 12 1
|
|
|
|
|
&cppi41dma 13 1 &cppi41dma 14 1>;
|
|
|
|
|
dma-names =
|
|
|
|
|
"rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
|
|
|
|
|
"rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
|
|
|
|
|
"rx14", "rx15",
|
|
|
|
|
"tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
|
|
|
|
|
"tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
|
|
|
|
|
"tx14", "tx15";
|
2013-07-05 20:51:33 +08:00
|
|
|
};
|
|
|
|
|
|
2013-08-21 00:35:47 +08:00
|
|
|
usb1_phy: usb-phy@47401b00 {
|
2013-07-05 20:51:33 +08:00
|
|
|
compatible = "ti,am335x-usb-phy";
|
|
|
|
|
reg = <0x47401b00 0x100>;
|
|
|
|
|
reg-names = "phy";
|
|
|
|
|
status = "disabled";
|
2013-10-14 20:49:21 +08:00
|
|
|
ti,ctrl_mod = <&usb_ctrl_mod>;
|
2013-07-05 20:51:33 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
usb1: usb@47401800 {
|
|
|
|
|
compatible = "ti,musb-am33xx";
|
|
|
|
|
status = "disabled";
|
2013-08-21 00:35:47 +08:00
|
|
|
reg = <0x47401c00 0x400
|
|
|
|
|
0x47401800 0x200>;
|
|
|
|
|
reg-names = "mc", "control";
|
|
|
|
|
interrupts = <19>;
|
|
|
|
|
interrupt-names = "mc";
|
|
|
|
|
dr_mode = "otg";
|
|
|
|
|
mentor,multipoint = <1>;
|
|
|
|
|
mentor,num-eps = <16>;
|
|
|
|
|
mentor,ram-bits = <12>;
|
|
|
|
|
mentor,power = <500>;
|
|
|
|
|
phys = <&usb1_phy>;
|
2013-06-20 18:13:04 +08:00
|
|
|
|
|
|
|
|
dmas = <&cppi41dma 15 0 &cppi41dma 16 0
|
|
|
|
|
&cppi41dma 17 0 &cppi41dma 18 0
|
|
|
|
|
&cppi41dma 19 0 &cppi41dma 20 0
|
|
|
|
|
&cppi41dma 21 0 &cppi41dma 22 0
|
|
|
|
|
&cppi41dma 23 0 &cppi41dma 24 0
|
|
|
|
|
&cppi41dma 25 0 &cppi41dma 26 0
|
|
|
|
|
&cppi41dma 27 0 &cppi41dma 28 0
|
|
|
|
|
&cppi41dma 29 0 &cppi41dma 15 1
|
|
|
|
|
&cppi41dma 16 1 &cppi41dma 17 1
|
|
|
|
|
&cppi41dma 18 1 &cppi41dma 19 1
|
|
|
|
|
&cppi41dma 20 1 &cppi41dma 21 1
|
|
|
|
|
&cppi41dma 22 1 &cppi41dma 23 1
|
|
|
|
|
&cppi41dma 24 1 &cppi41dma 25 1
|
|
|
|
|
&cppi41dma 26 1 &cppi41dma 27 1
|
|
|
|
|
&cppi41dma 28 1 &cppi41dma 29 1>;
|
|
|
|
|
dma-names =
|
|
|
|
|
"rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
|
|
|
|
|
"rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
|
|
|
|
|
"rx14", "rx15",
|
|
|
|
|
"tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
|
|
|
|
|
"tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
|
|
|
|
|
"tx14", "tx15";
|
2013-07-05 20:51:33 +08:00
|
|
|
};
|
2013-06-20 18:13:04 +08:00
|
|
|
|
2014-03-06 20:31:34 +08:00
|
|
|
cppi41dma: dma-controller@47402000 {
|
2013-06-20 18:13:04 +08:00
|
|
|
compatible = "ti,am3359-cppi41";
|
|
|
|
|
reg = <0x47400000 0x1000
|
|
|
|
|
0x47402000 0x1000
|
|
|
|
|
0x47403000 0x1000
|
|
|
|
|
0x47404000 0x4000>;
|
2013-08-21 00:35:45 +08:00
|
|
|
reg-names = "glue", "controller", "scheduler", "queuemgr";
|
2013-06-20 18:13:04 +08:00
|
|
|
interrupts = <17>;
|
|
|
|
|
interrupt-names = "glue";
|
|
|
|
|
#dma-cells = <2>;
|
|
|
|
|
#dma-channels = <30>;
|
|
|
|
|
#dma-requests = <256>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2012-11-06 22:29:38 +08:00
|
|
|
};
|
Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net-next
Pull networking changes from David Miller:
1) Allow to dump, monitor, and change the bridge multicast database
using netlink. From Cong Wang.
2) RFC 5961 TCP blind data injection attack mitigation, from Eric
Dumazet.
3) Networking user namespace support from Eric W. Biederman.
4) tuntap/virtio-net multiqueue support by Jason Wang.
5) Support for checksum offload of encapsulated packets (basically,
tunneled traffic can still be checksummed by HW). From Joseph
Gasparakis.
6) Allow BPF filter access to VLAN tags, from Eric Dumazet and
Daniel Borkmann.
7) Bridge port parameters over netlink and BPDU blocking support
from Stephen Hemminger.
8) Improve data access patterns during inet socket demux by rearranging
socket layout, from Eric Dumazet.
9) TIPC protocol updates and cleanups from Ying Xue, Paul Gortmaker, and
Jon Maloy.
10) Update TCP socket hash sizing to be more in line with current day
realities. The existing heurstics were choosen a decade ago.
From Eric Dumazet.
11) Fix races, queue bloat, and excessive wakeups in ATM and
associated drivers, from Krzysztof Mazur and David Woodhouse.
12) Support DOVE (Distributed Overlay Virtual Ethernet) extensions
in VXLAN driver, from David Stevens.
13) Add "oops_only" mode to netconsole, from Amerigo Wang.
14) Support set and query of VEB/VEPA bridge mode via PF_BRIDGE, also
allow DCB netlink to work on namespaces other than the initial
namespace. From John Fastabend.
15) Support PTP in the Tigon3 driver, from Matt Carlson.
16) tun/vhost zero copy fixes and improvements, plus turn it on
by default, from Michael S. Tsirkin.
17) Support per-association statistics in SCTP, from Michele
Baldessari.
And many, many, driver updates, cleanups, and improvements. Too
numerous to mention individually.
* git://git.kernel.org/pub/scm/linux/kernel/git/davem/net-next: (1722 commits)
net/mlx4_en: Add support for destination MAC in steering rules
net/mlx4_en: Use generic etherdevice.h functions.
net: ethtool: Add destination MAC address to flow steering API
bridge: add support of adding and deleting mdb entries
bridge: notify mdb changes via netlink
ndisc: Unexport ndisc_{build,send}_skb().
uapi: add missing netconf.h to export list
pkt_sched: avoid requeues if possible
solos-pci: fix double-free of TX skb in DMA mode
bnx2: Fix accidental reversions.
bna: Driver Version Updated to 3.1.2.1
bna: Firmware update
bna: Add RX State
bna: Rx Page Based Allocation
bna: TX Intr Coalescing Fix
bna: Tx and Rx Optimizations
bna: Code Cleanup and Enhancements
ath9k: check pdata variable before dereferencing it
ath5k: RX timestamp is reported at end of frame
ath9k_htc: RX timestamp is reported at end of frame
...
2012-12-13 10:07:07 +08:00
|
|
|
|
2013-06-06 21:52:37 +08:00
|
|
|
epwmss0: epwmss@48300000 {
|
|
|
|
|
compatible = "ti,am33xx-pwmss";
|
|
|
|
|
reg = <0x48300000 0x10>;
|
|
|
|
|
ti,hwmods = "epwmss0";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
ranges = <0x48300100 0x48300100 0x80 /* ECAP */
|
|
|
|
|
0x48300180 0x48300180 0x80 /* EQEP */
|
|
|
|
|
0x48300200 0x48300200 0x80>; /* EHRPWM */
|
|
|
|
|
|
|
|
|
|
ecap0: ecap@48300100 {
|
2016-05-03 23:56:51 +08:00
|
|
|
compatible = "ti,am3352-ecap",
|
|
|
|
|
"ti,am33xx-ecap";
|
2013-06-06 21:52:37 +08:00
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x48300100 0x80>;
|
2016-05-03 23:56:51 +08:00
|
|
|
clocks = <&l4ls_gclk>;
|
|
|
|
|
clock-names = "fck";
|
2014-01-30 04:59:59 +08:00
|
|
|
interrupts = <31>;
|
|
|
|
|
interrupt-names = "ecap0";
|
2013-06-06 21:52:37 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2016-03-18 09:15:22 +08:00
|
|
|
ehrpwm0: pwm@48300200 {
|
2016-05-03 23:56:51 +08:00
|
|
|
compatible = "ti,am3352-ehrpwm",
|
|
|
|
|
"ti,am33xx-ehrpwm";
|
2013-06-06 21:52:37 +08:00
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x48300200 0x80>;
|
2016-05-03 23:56:51 +08:00
|
|
|
clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
|
|
|
|
|
clock-names = "tbclk", "fck";
|
2013-06-06 21:52:37 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
epwmss1: epwmss@48302000 {
|
|
|
|
|
compatible = "ti,am33xx-pwmss";
|
|
|
|
|
reg = <0x48302000 0x10>;
|
|
|
|
|
ti,hwmods = "epwmss1";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
ranges = <0x48302100 0x48302100 0x80 /* ECAP */
|
|
|
|
|
0x48302180 0x48302180 0x80 /* EQEP */
|
|
|
|
|
0x48302200 0x48302200 0x80>; /* EHRPWM */
|
|
|
|
|
|
|
|
|
|
ecap1: ecap@48302100 {
|
2016-05-03 23:56:51 +08:00
|
|
|
compatible = "ti,am3352-ecap",
|
|
|
|
|
"ti,am33xx-ecap";
|
2013-06-06 21:52:37 +08:00
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x48302100 0x80>;
|
2016-05-03 23:56:51 +08:00
|
|
|
clocks = <&l4ls_gclk>;
|
|
|
|
|
clock-names = "fck";
|
2014-01-30 04:59:59 +08:00
|
|
|
interrupts = <47>;
|
|
|
|
|
interrupt-names = "ecap1";
|
2013-06-06 21:52:37 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2016-03-18 09:15:22 +08:00
|
|
|
ehrpwm1: pwm@48302200 {
|
2016-05-03 23:56:51 +08:00
|
|
|
compatible = "ti,am3352-ehrpwm",
|
|
|
|
|
"ti,am33xx-ehrpwm";
|
2013-06-06 21:52:37 +08:00
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x48302200 0x80>;
|
2016-05-03 23:56:51 +08:00
|
|
|
clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
|
|
|
|
|
clock-names = "tbclk", "fck";
|
2013-06-06 21:52:37 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
epwmss2: epwmss@48304000 {
|
|
|
|
|
compatible = "ti,am33xx-pwmss";
|
|
|
|
|
reg = <0x48304000 0x10>;
|
|
|
|
|
ti,hwmods = "epwmss2";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
status = "disabled";
|
|
|
|
|
ranges = <0x48304100 0x48304100 0x80 /* ECAP */
|
|
|
|
|
0x48304180 0x48304180 0x80 /* EQEP */
|
|
|
|
|
0x48304200 0x48304200 0x80>; /* EHRPWM */
|
|
|
|
|
|
|
|
|
|
ecap2: ecap@48304100 {
|
2016-05-03 23:56:51 +08:00
|
|
|
compatible = "ti,am3352-ecap",
|
|
|
|
|
"ti,am33xx-ecap";
|
2013-06-06 21:52:37 +08:00
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x48304100 0x80>;
|
2016-05-03 23:56:51 +08:00
|
|
|
clocks = <&l4ls_gclk>;
|
|
|
|
|
clock-names = "fck";
|
2014-01-30 04:59:59 +08:00
|
|
|
interrupts = <61>;
|
|
|
|
|
interrupt-names = "ecap2";
|
2013-06-06 21:52:37 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2016-03-18 09:15:22 +08:00
|
|
|
ehrpwm2: pwm@48304200 {
|
2016-05-03 23:56:51 +08:00
|
|
|
compatible = "ti,am3352-ehrpwm",
|
|
|
|
|
"ti,am33xx-ehrpwm";
|
2013-06-06 21:52:37 +08:00
|
|
|
#pwm-cells = <3>;
|
|
|
|
|
reg = <0x48304200 0x80>;
|
2016-05-03 23:56:51 +08:00
|
|
|
clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
|
|
|
|
|
clock-names = "tbclk", "fck";
|
2013-06-06 21:52:37 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2012-11-14 17:08:00 +08:00
|
|
|
mac: ethernet@4a100000 {
|
2015-08-12 17:52:55 +08:00
|
|
|
compatible = "ti,am335x-cpsw","ti,cpsw";
|
2012-11-14 17:08:00 +08:00
|
|
|
ti,hwmods = "cpgmac0";
|
2014-05-02 14:31:59 +08:00
|
|
|
clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
|
|
|
|
|
clock-names = "fck", "cpts";
|
2012-11-14 17:08:00 +08:00
|
|
|
cpdma_channels = <8>;
|
|
|
|
|
ale_entries = <1024>;
|
|
|
|
|
bd_ram_size = <0x2000>;
|
|
|
|
|
no_bd_ram = <0>;
|
|
|
|
|
mac_control = <0x20>;
|
|
|
|
|
slaves = <2>;
|
2013-03-12 07:16:35 +08:00
|
|
|
active_slave = <0>;
|
2012-11-14 17:08:00 +08:00
|
|
|
cpts_clock_mult = <0x80000000>;
|
|
|
|
|
cpts_clock_shift = <29>;
|
|
|
|
|
reg = <0x4a100000 0x800
|
|
|
|
|
0x4a101200 0x100>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
/*
|
|
|
|
|
* c0_rx_thresh_pend
|
|
|
|
|
* c0_rx_pend
|
|
|
|
|
* c0_tx_pend
|
|
|
|
|
* c0_misc_pend
|
|
|
|
|
*/
|
|
|
|
|
interrupts = <40 41 42 43>;
|
|
|
|
|
ranges;
|
2015-03-20 19:08:29 +08:00
|
|
|
syscon = <&scm_conf>;
|
2014-05-08 16:57:36 +08:00
|
|
|
status = "disabled";
|
2012-11-14 17:08:00 +08:00
|
|
|
|
|
|
|
|
davinci_mdio: mdio@4a101000 {
|
2016-06-25 02:23:55 +08:00
|
|
|
compatible = "ti,cpsw-mdio","ti,davinci_mdio";
|
2012-11-14 17:08:00 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
ti,hwmods = "davinci_mdio";
|
|
|
|
|
bus_freq = <1000000>;
|
|
|
|
|
reg = <0x4a101000 0x100>;
|
2014-05-08 16:57:36 +08:00
|
|
|
status = "disabled";
|
2012-11-14 17:08:00 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpsw_emac0: slave@4a100200 {
|
|
|
|
|
/* Filled in by U-Boot */
|
|
|
|
|
mac-address = [ 00 00 00 00 00 00 ];
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
cpsw_emac1: slave@4a100300 {
|
|
|
|
|
/* Filled in by U-Boot */
|
|
|
|
|
mac-address = [ 00 00 00 00 00 00 ];
|
|
|
|
|
};
|
2013-09-21 03:20:41 +08:00
|
|
|
|
|
|
|
|
phy_sel: cpsw-phy-sel@44e10650 {
|
|
|
|
|
compatible = "ti,am3352-cpsw-phy-sel";
|
|
|
|
|
reg= <0x44e10650 0x4>;
|
|
|
|
|
reg-names = "gmii-sel";
|
|
|
|
|
};
|
2012-11-14 17:08:00 +08:00
|
|
|
};
|
2013-01-29 19:15:07 +08:00
|
|
|
|
|
|
|
|
ocmcram: ocmcram@40300000 {
|
2014-09-11 00:04:03 +08:00
|
|
|
compatible = "mmio-sram";
|
|
|
|
|
reg = <0x40300000 0x10000>; /* 64k */
|
2013-01-29 19:15:07 +08:00
|
|
|
};
|
|
|
|
|
|
2013-05-31 15:49:03 +08:00
|
|
|
elm: elm@48080000 {
|
|
|
|
|
compatible = "ti,am3352-elm";
|
|
|
|
|
reg = <0x48080000 0x2000>;
|
|
|
|
|
interrupts = <4>;
|
|
|
|
|
ti,hwmods = "elm";
|
2013-08-09 07:28:14 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
lcdc: lcdc@4830e000 {
|
|
|
|
|
compatible = "ti,am33xx-tilcdc";
|
|
|
|
|
reg = <0x4830e000 0x1000>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
interrupts = <36>;
|
|
|
|
|
ti,hwmods = "lcdc";
|
2013-05-31 15:49:03 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
2013-01-24 11:45:12 +08:00
|
|
|
tscadc: tscadc@44e0d000 {
|
|
|
|
|
compatible = "ti,am3359-tscadc";
|
|
|
|
|
reg = <0x44e0d000 0x1000>;
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
interrupts = <16>;
|
|
|
|
|
ti,hwmods = "adc_tsc";
|
|
|
|
|
status = "disabled";
|
2016-10-05 17:04:42 +08:00
|
|
|
dmas = <&edma 53 0>, <&edma 57 0>;
|
|
|
|
|
dma-names = "fifo0", "fifo1";
|
2013-01-24 11:45:12 +08:00
|
|
|
|
|
|
|
|
tsc {
|
|
|
|
|
compatible = "ti,am3359-tsc";
|
|
|
|
|
};
|
|
|
|
|
am335x_adc: adc {
|
|
|
|
|
#io-channel-cells = <1>;
|
|
|
|
|
compatible = "ti,am3359-adc";
|
|
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
2013-05-02 17:44:03 +08:00
|
|
|
gpmc: gpmc@50000000 {
|
|
|
|
|
compatible = "ti,am3352-gpmc";
|
|
|
|
|
ti,hwmods = "gpmc";
|
2013-10-15 15:07:50 +08:00
|
|
|
ti,no-idle-on-init;
|
2013-05-02 17:44:03 +08:00
|
|
|
reg = <0x50000000 0x2000>;
|
|
|
|
|
interrupts = <100>;
|
2016-03-11 07:56:38 +08:00
|
|
|
dmas = <&edma 52 0>;
|
2015-10-16 01:37:27 +08:00
|
|
|
dma-names = "rxtx";
|
2013-05-28 16:24:57 +08:00
|
|
|
gpmc,num-cs = <7>;
|
|
|
|
|
gpmc,num-waitpins = <2>;
|
2013-05-02 17:44:03 +08:00
|
|
|
#address-cells = <2>;
|
|
|
|
|
#size-cells = <1>;
|
2016-02-24 00:37:21 +08:00
|
|
|
interrupt-controller;
|
|
|
|
|
#interrupt-cells = <2>;
|
2016-04-07 18:25:32 +08:00
|
|
|
gpio-controller;
|
|
|
|
|
#gpio-cells = <2>;
|
2013-05-02 17:44:03 +08:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
2013-08-24 05:12:35 +08:00
|
|
|
|
|
|
|
|
sham: sham@53100000 {
|
|
|
|
|
compatible = "ti,omap4-sham";
|
|
|
|
|
ti,hwmods = "sham";
|
|
|
|
|
reg = <0x53100000 0x200>;
|
|
|
|
|
interrupts = <109>;
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 36 0>;
|
2013-08-24 05:12:35 +08:00
|
|
|
dma-names = "rx";
|
|
|
|
|
};
|
2013-08-24 05:12:36 +08:00
|
|
|
|
|
|
|
|
aes: aes@53500000 {
|
|
|
|
|
compatible = "ti,omap4-aes";
|
|
|
|
|
ti,hwmods = "aes";
|
|
|
|
|
reg = <0x53500000 0xa0>;
|
2013-07-18 08:07:52 +08:00
|
|
|
interrupts = <103>;
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 6 0>,
|
|
|
|
|
<&edma 5 0>;
|
2013-08-24 05:12:36 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
2013-10-21 01:04:08 +08:00
|
|
|
|
|
|
|
|
mcasp0: mcasp@48038000 {
|
|
|
|
|
compatible = "ti,am33xx-mcasp-audio";
|
|
|
|
|
ti,hwmods = "mcasp0";
|
2013-10-21 01:04:09 +08:00
|
|
|
reg = <0x48038000 0x2000>,
|
|
|
|
|
<0x46000000 0x400000>;
|
|
|
|
|
reg-names = "mpu", "dat";
|
2013-10-21 01:04:08 +08:00
|
|
|
interrupts = <80>, <81>;
|
2014-04-23 02:40:25 +08:00
|
|
|
interrupt-names = "tx", "rx";
|
2013-10-21 01:04:08 +08:00
|
|
|
status = "disabled";
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 8 2>,
|
|
|
|
|
<&edma 9 2>;
|
2013-10-21 01:04:08 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
mcasp1: mcasp@4803C000 {
|
|
|
|
|
compatible = "ti,am33xx-mcasp-audio";
|
|
|
|
|
ti,hwmods = "mcasp1";
|
2013-10-21 01:04:09 +08:00
|
|
|
reg = <0x4803C000 0x2000>,
|
|
|
|
|
<0x46400000 0x400000>;
|
|
|
|
|
reg-names = "mpu", "dat";
|
2013-10-21 01:04:08 +08:00
|
|
|
interrupts = <82>, <83>;
|
2014-04-23 02:40:25 +08:00
|
|
|
interrupt-names = "tx", "rx";
|
2013-10-21 01:04:08 +08:00
|
|
|
status = "disabled";
|
2015-12-17 21:33:36 +08:00
|
|
|
dmas = <&edma 10 2>,
|
|
|
|
|
<&edma 11 2>;
|
2013-10-21 01:04:08 +08:00
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
2013-08-29 20:52:09 +08:00
|
|
|
|
|
|
|
|
rng: rng@48310000 {
|
|
|
|
|
compatible = "ti,omap4-rng";
|
|
|
|
|
ti,hwmods = "rng";
|
|
|
|
|
reg = <0x48310000 0x2000>;
|
|
|
|
|
interrupts = <111>;
|
|
|
|
|
};
|
2012-06-22 17:40:48 +08:00
|
|
|
};
|
|
|
|
|
};
|
2013-07-18 23:15:35 +08:00
|
|
|
|
|
|
|
|
/include/ "am33xx-clocks.dtsi"
|