mirror of https://gitee.com/openkylin/linux.git
Renesas ARM64 DT updates for v5.7
- CryptoCell support for R-Car M3-W, M3-W+, M3-N, E3, and D3, - Miscellaneous fixes and improvements. -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCXlZD6QAKCRCKwlD9ZEnx cGcYAP9tqbTiQ2grbHu+u8gPTsdjjz/uTx8RrFw5DLh+IdcdgwEAoMz3+gP2n8eq glyYFdcGPazZCG151qTdLSVuTMnPbQE= =2Q0R -----END PGP SIGNATURE----- Merge tag 'renesas-arm64-dt-for-v5.7-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into arm/dt Renesas ARM64 DT updates for v5.7 - CryptoCell support for R-Car M3-W, M3-W+, M3-N, E3, and D3, - Miscellaneous fixes and improvements. * tag 'renesas-arm64-dt-for-v5.7-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel: arm64: dts: renesas: rzg2: Add reset control properties for display arm64: dts: renesas: rcar-gen3: Add reset control properties for display arm64: dts: renesas: Remove use of ARCH_R8A7795 arm64: dts: renesas: rcar-gen3: Add CCREE nodes arm64: dts: renesas: rcar-gen3: Replace "vsps" by "renesas,vsps" arm: dts: renesas: r8a77980: Remove r8a77970 DU compatible Link: https://lore.kernel.org/r/20200226110221.19288-5-geert+renesas@glider.be Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
commit
7d716bd4b6
|
@ -5,10 +5,6 @@ dtb-$(CONFIG_ARCH_R8A774B1) += r8a774b1-hihope-rzg2n.dtb
|
|||
dtb-$(CONFIG_ARCH_R8A774B1) += r8a774b1-hihope-rzg2n-ex.dtb
|
||||
dtb-$(CONFIG_ARCH_R8A774C0) += r8a774c0-cat874.dtb r8a774c0-ek874.dtb \
|
||||
r8a774c0-ek874-idk-2121wr.dtb
|
||||
dtb-$(CONFIG_ARCH_R8A7795) += r8a77950-salvator-x.dtb
|
||||
dtb-$(CONFIG_ARCH_R8A7795) += r8a77950-ulcb.dtb r8a77950-ulcb-kf.dtb
|
||||
dtb-$(CONFIG_ARCH_R8A7795) += r8a77951-salvator-x.dtb r8a77951-salvator-xs.dtb
|
||||
dtb-$(CONFIG_ARCH_R8A7795) += r8a77951-ulcb.dtb r8a77951-ulcb-kf.dtb
|
||||
dtb-$(CONFIG_ARCH_R8A77950) += r8a77950-salvator-x.dtb
|
||||
dtb-$(CONFIG_ARCH_R8A77950) += r8a77950-ulcb.dtb r8a77950-ulcb-kf.dtb
|
||||
dtb-$(CONFIG_ARCH_R8A77951) += r8a77951-salvator-x.dtb r8a77951-salvator-xs.dtb
|
||||
|
|
|
@ -2634,13 +2634,14 @@ du: display@feb00000 {
|
|||
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD 724>,
|
||||
<&cpg CPG_MOD 723>,
|
||||
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>,
|
||||
<&cpg CPG_MOD 722>;
|
||||
clock-names = "du.0", "du.1", "du.2";
|
||||
resets = <&cpg 724>, <&cpg 722>;
|
||||
reset-names = "du.0", "du.2";
|
||||
status = "disabled";
|
||||
|
||||
vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>;
|
||||
renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>;
|
||||
|
||||
ports {
|
||||
#address-cells = <1>;
|
||||
|
|
|
@ -2480,13 +2480,14 @@ du: display@feb00000 {
|
|||
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD 724>,
|
||||
<&cpg CPG_MOD 723>,
|
||||
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>,
|
||||
<&cpg CPG_MOD 721>;
|
||||
clock-names = "du.0", "du.1", "du.3";
|
||||
resets = <&cpg 724>, <&cpg 722>;
|
||||
reset-names = "du.0", "du.3";
|
||||
status = "disabled";
|
||||
|
||||
vsps = <&vspd0 0>, <&vspd1 0>, <&vspd0 1>;
|
||||
renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd0 1>;
|
||||
|
||||
ports {
|
||||
#address-cells = <1>;
|
||||
|
|
|
@ -1810,10 +1810,12 @@ du: display@feb00000 {
|
|||
reg = <0 0xfeb00000 0 0x40000>;
|
||||
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD 724>,
|
||||
<&cpg CPG_MOD 723>;
|
||||
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>;
|
||||
clock-names = "du.0", "du.1";
|
||||
vsps = <&vspd0 0>, <&vspd1 0>;
|
||||
resets = <&cpg 724>;
|
||||
reset-names = "du.0";
|
||||
renesas,vsps = <&vspd0 0>, <&vspd1 0>;
|
||||
|
||||
status = "disabled";
|
||||
|
||||
ports {
|
||||
|
|
|
@ -30,7 +30,7 @@ &audma1 {
|
|||
};
|
||||
|
||||
&du {
|
||||
vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>, <&vspd3 0>;
|
||||
renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>, <&vspd3 0>;
|
||||
};
|
||||
|
||||
&fcpvb1 {
|
||||
|
|
|
@ -3177,14 +3177,15 @@ du: display@feb00000 {
|
|||
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD 724>,
|
||||
<&cpg CPG_MOD 723>,
|
||||
<&cpg CPG_MOD 722>,
|
||||
<&cpg CPG_MOD 721>;
|
||||
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>,
|
||||
<&cpg CPG_MOD 722>, <&cpg CPG_MOD 721>;
|
||||
clock-names = "du.0", "du.1", "du.2", "du.3";
|
||||
resets = <&cpg 724>, <&cpg 722>;
|
||||
reset-names = "du.0", "du.2";
|
||||
|
||||
renesas,cmms = <&cmm0>, <&cmm1>, <&cmm2>, <&cmm3>;
|
||||
vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>, <&vspd0 1>;
|
||||
renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>,
|
||||
<&vspd0 1>;
|
||||
|
||||
status = "disabled";
|
||||
|
||||
|
|
|
@ -862,6 +862,15 @@ usb3_phy0: usb-phy@e65ee000 {
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
arm_cc630p: crypto@e6601000 {
|
||||
compatible = "arm,cryptocell-630p-ree";
|
||||
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0x0 0xe6601000 0 0x1000>;
|
||||
clocks = <&cpg CPG_MOD 229>;
|
||||
resets = <&cpg 229>;
|
||||
power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
|
||||
};
|
||||
|
||||
dmac0: dma-controller@e6700000 {
|
||||
compatible = "renesas,dmac-r8a7796",
|
||||
"renesas,rcar-dmac";
|
||||
|
@ -2818,13 +2827,14 @@ du: display@feb00000 {
|
|||
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD 724>,
|
||||
<&cpg CPG_MOD 723>,
|
||||
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>,
|
||||
<&cpg CPG_MOD 722>;
|
||||
clock-names = "du.0", "du.1", "du.2";
|
||||
resets = <&cpg 724>, <&cpg 722>;
|
||||
reset-names = "du.0", "du.2";
|
||||
|
||||
renesas,cmms = <&cmm0>, <&cmm1>, <&cmm2>;
|
||||
vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>;
|
||||
renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>;
|
||||
|
||||
status = "disabled";
|
||||
|
||||
|
|
|
@ -629,6 +629,15 @@ usb3_phy0: usb-phy@e65ee000 {
|
|||
/* placeholder */
|
||||
};
|
||||
|
||||
arm_cc630p: crypto@e6601000 {
|
||||
compatible = "arm,cryptocell-630p-ree";
|
||||
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0x0 0xe6601000 0 0x1000>;
|
||||
clocks = <&cpg CPG_MOD 229>;
|
||||
resets = <&cpg 229>;
|
||||
power-domains = <&sysc R8A77961_PD_ALWAYS_ON>;
|
||||
};
|
||||
|
||||
dmac0: dma-controller@e6700000 {
|
||||
compatible = "renesas,dmac-r8a77961",
|
||||
"renesas,rcar-dmac";
|
||||
|
|
|
@ -717,6 +717,15 @@ usb3_phy0: usb-phy@e65ee000 {
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
arm_cc630p: crypto@e6601000 {
|
||||
compatible = "arm,cryptocell-630p-ree";
|
||||
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0x0 0xe6601000 0 0x1000>;
|
||||
clocks = <&cpg CPG_MOD 229>;
|
||||
resets = <&cpg 229>;
|
||||
power-domains = <&sysc R8A77965_PD_ALWAYS_ON>;
|
||||
};
|
||||
|
||||
dmac0: dma-controller@e6700000 {
|
||||
compatible = "renesas,dmac-r8a77965",
|
||||
"renesas,rcar-dmac";
|
||||
|
@ -2494,13 +2503,14 @@ du: display@feb00000 {
|
|||
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD 724>,
|
||||
<&cpg CPG_MOD 723>,
|
||||
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>,
|
||||
<&cpg CPG_MOD 721>;
|
||||
clock-names = "du.0", "du.1", "du.3";
|
||||
resets = <&cpg 724>, <&cpg 722>;
|
||||
reset-names = "du.0", "du.3";
|
||||
|
||||
renesas,cmms = <&cmm0>, <&cmm1>, <&cmm3>;
|
||||
vsps = <&vspd0 0>, <&vspd1 0>, <&vspd0 1>;
|
||||
renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd0 1>;
|
||||
|
||||
status = "disabled";
|
||||
|
||||
|
|
|
@ -1121,7 +1121,9 @@ du: display@feb00000 {
|
|||
clock-names = "du.0";
|
||||
power-domains = <&sysc R8A77970_PD_ALWAYS_ON>;
|
||||
resets = <&cpg 724>;
|
||||
vsps = <&vspd0 0>;
|
||||
reset-names = "du.0";
|
||||
renesas,vsps = <&vspd0 0>;
|
||||
|
||||
status = "disabled";
|
||||
|
||||
ports {
|
||||
|
|
|
@ -1484,15 +1484,16 @@ csi41vin7: endpoint@3 {
|
|||
};
|
||||
|
||||
du: display@feb00000 {
|
||||
compatible = "renesas,du-r8a77980",
|
||||
"renesas,du-r8a77970";
|
||||
compatible = "renesas,du-r8a77980";
|
||||
reg = <0 0xfeb00000 0 0x80000>;
|
||||
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD 724>;
|
||||
clock-names = "du.0";
|
||||
power-domains = <&sysc R8A77980_PD_ALWAYS_ON>;
|
||||
resets = <&cpg 724>;
|
||||
vsps = <&vspd0 0>;
|
||||
reset-names = "du.0";
|
||||
renesas,vsps = <&vspd0 0>;
|
||||
|
||||
status = "disabled";
|
||||
|
||||
ports {
|
||||
|
|
|
@ -667,6 +667,15 @@ usb_dmac1: dma-controller@e65b0000 {
|
|||
dma-channels = <2>;
|
||||
};
|
||||
|
||||
arm_cc630p: crypto@e6601000 {
|
||||
compatible = "arm,cryptocell-630p-ree";
|
||||
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0x0 0xe6601000 0 0x1000>;
|
||||
clocks = <&cpg CPG_MOD 229>;
|
||||
resets = <&cpg 229>;
|
||||
power-domains = <&sysc R8A77990_PD_ALWAYS_ON>;
|
||||
};
|
||||
|
||||
dmac0: dma-controller@e6700000 {
|
||||
compatible = "renesas,dmac-r8a77990",
|
||||
"renesas,rcar-dmac";
|
||||
|
@ -1784,14 +1793,13 @@ du: display@feb00000 {
|
|||
reg = <0 0xfeb00000 0 0x40000>;
|
||||
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD 724>,
|
||||
<&cpg CPG_MOD 723>;
|
||||
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>;
|
||||
clock-names = "du.0", "du.1";
|
||||
resets = <&cpg 724>;
|
||||
reset-names = "du.0";
|
||||
|
||||
renesas,cmms = <&cmm0>, <&cmm1>;
|
||||
vsps = <&vspd0 0>, <&vspd1 0>;
|
||||
renesas,vsps = <&vspd0 0>, <&vspd1 0>;
|
||||
|
||||
status = "disabled";
|
||||
|
||||
|
|
|
@ -389,6 +389,15 @@ usb_dmac1: dma-controller@e65b0000 {
|
|||
dma-channels = <2>;
|
||||
};
|
||||
|
||||
arm_cc630p: crypto@e6601000 {
|
||||
compatible = "arm,cryptocell-630p-ree";
|
||||
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0x0 0xe6601000 0 0x1000>;
|
||||
clocks = <&cpg CPG_MOD 229>;
|
||||
resets = <&cpg 229>;
|
||||
power-domains = <&sysc R8A77995_PD_ALWAYS_ON>;
|
||||
};
|
||||
|
||||
canfd: can@e66c0000 {
|
||||
compatible = "renesas,r8a77995-canfd",
|
||||
"renesas,rcar-gen3-canfd";
|
||||
|
@ -1017,14 +1026,13 @@ du: display@feb00000 {
|
|||
reg = <0 0xfeb00000 0 0x40000>;
|
||||
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD 724>,
|
||||
<&cpg CPG_MOD 723>;
|
||||
clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>;
|
||||
clock-names = "du.0", "du.1";
|
||||
resets = <&cpg 724>;
|
||||
reset-names = "du.0";
|
||||
|
||||
renesas,cmms = <&cmm0>, <&cmm1>;
|
||||
vsps = <&vspd0 0>, <&vspd1 0>;
|
||||
renesas,vsps = <&vspd0 0>, <&vspd1 0>;
|
||||
|
||||
status = "disabled";
|
||||
|
||||
|
|
Loading…
Reference in New Issue