mirror of https://gitee.com/openkylin/linux.git
762a1f2098
The Amlogic Meson GX SoCs needs these two clocks to power up the VPU power domain. These two clocks are similar to the MALI clocks by having a glitch-free mux and two similar clocks with gate, divider and muxes. Acked-by: Jerome Brunet <jbrunet@baylibre.com> [narmstrong: removed the CLK_IGNORE_UNUSED on muxes and dividers] Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> |
||
---|---|---|
.. | ||
Kconfig | ||
Makefile | ||
clk-audio-divider.c | ||
clk-cpu.c | ||
clk-mpll.c | ||
clk-pll.c | ||
clkc.h | ||
gxbb-aoclk-32k.c | ||
gxbb-aoclk-regmap.c | ||
gxbb-aoclk.c | ||
gxbb-aoclk.h | ||
gxbb.c | ||
gxbb.h | ||
meson8b.c | ||
meson8b.h |