2005-07-02 22:58:51 +08:00
|
|
|
#if !defined(__QEMU_MIPS_EXEC_H__)
|
|
|
|
#define __QEMU_MIPS_EXEC_H__
|
|
|
|
|
2005-12-17 09:11:12 +08:00
|
|
|
//#define DEBUG_OP
|
2005-07-02 22:58:51 +08:00
|
|
|
|
2006-12-21 09:19:56 +08:00
|
|
|
#include "config.h"
|
2005-07-02 22:58:51 +08:00
|
|
|
#include "mips-defs.h"
|
|
|
|
#include "dyngen-exec.h"
|
2007-04-30 05:26:37 +08:00
|
|
|
#include "cpu-defs.h"
|
2005-07-02 22:58:51 +08:00
|
|
|
|
|
|
|
register struct CPUMIPSState *env asm(AREG0);
|
|
|
|
|
|
|
|
#include "cpu.h"
|
|
|
|
#include "exec-all.h"
|
|
|
|
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
2005-10-31 02:16:26 +08:00
|
|
|
#include "softmmu_exec.h"
|
2005-07-02 22:58:51 +08:00
|
|
|
#endif /* !defined(CONFIG_USER_ONLY) */
|
|
|
|
|
2006-12-07 02:19:33 +08:00
|
|
|
void do_mtc0_status_debug(uint32_t old, uint32_t val);
|
|
|
|
void do_mtc0_status_irqraise_debug(void);
|
2006-06-14 20:56:19 +08:00
|
|
|
void dump_fpu(CPUState *env);
|
2007-09-17 05:08:06 +08:00
|
|
|
void fpu_dump_state(CPUState *env, FILE *f,
|
2006-06-14 20:56:19 +08:00
|
|
|
int (*fpu_fprintf)(FILE *f, const char *fmt, ...),
|
|
|
|
int flags);
|
2005-07-02 22:58:51 +08:00
|
|
|
|
|
|
|
int cpu_mips_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
|
2007-10-14 15:07:08 +08:00
|
|
|
int mmu_idx, int is_softmmu);
|
2005-07-02 22:58:51 +08:00
|
|
|
void do_interrupt (CPUState *env);
|
2007-05-13 21:49:44 +08:00
|
|
|
void r4k_invalidate_tlb (CPUState *env, int idx, int use_extra);
|
2005-07-02 22:58:51 +08:00
|
|
|
|
|
|
|
void cpu_loop_exit(void);
|
|
|
|
void do_raise_exception_err (uint32_t exception, int error_code);
|
|
|
|
void do_raise_exception (uint32_t exception);
|
|
|
|
|
|
|
|
uint32_t cpu_mips_get_random (CPUState *env);
|
|
|
|
uint32_t cpu_mips_get_count (CPUState *env);
|
|
|
|
void cpu_mips_store_count (CPUState *env, uint32_t value);
|
|
|
|
void cpu_mips_store_compare (CPUState *env, uint32_t value);
|
2007-09-26 00:53:15 +08:00
|
|
|
void cpu_mips_start_count(CPUState *env);
|
|
|
|
void cpu_mips_stop_count(CPUState *env);
|
2007-04-01 00:54:14 +08:00
|
|
|
void cpu_mips_update_irq (CPUState *env);
|
2005-07-02 22:58:51 +08:00
|
|
|
void cpu_mips_clock_init (CPUState *env);
|
2006-12-07 01:42:40 +08:00
|
|
|
void cpu_mips_tlb_flush (CPUState *env, int flush_global);
|
2005-07-02 22:58:51 +08:00
|
|
|
|
2008-07-24 00:16:31 +08:00
|
|
|
static inline void env_to_regs(void)
|
2007-06-04 01:44:37 +08:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2008-07-24 00:16:31 +08:00
|
|
|
static inline void regs_to_env(void)
|
2007-06-04 01:44:37 +08:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2008-07-24 00:16:31 +08:00
|
|
|
static inline int cpu_halted(CPUState *env)
|
2007-09-27 07:52:06 +08:00
|
|
|
{
|
2007-06-04 01:44:37 +08:00
|
|
|
if (!env->halted)
|
|
|
|
return 0;
|
|
|
|
if (env->interrupt_request &
|
|
|
|
(CPU_INTERRUPT_HARD | CPU_INTERRUPT_TIMER)) {
|
|
|
|
env->halted = 0;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
return EXCP_HALTED;
|
|
|
|
}
|
|
|
|
|
2008-07-24 00:16:31 +08:00
|
|
|
static inline void compute_hflags(CPUState *env)
|
2007-09-27 07:52:06 +08:00
|
|
|
{
|
2007-12-30 23:36:58 +08:00
|
|
|
env->hflags &= ~(MIPS_HFLAG_COP1X | MIPS_HFLAG_64 | MIPS_HFLAG_CP0 |
|
|
|
|
MIPS_HFLAG_F64 | MIPS_HFLAG_FPU | MIPS_HFLAG_KSU);
|
2007-09-27 07:52:06 +08:00
|
|
|
if (!(env->CP0_Status & (1 << CP0St_EXL)) &&
|
|
|
|
!(env->CP0_Status & (1 << CP0St_ERL)) &&
|
2007-09-30 03:21:36 +08:00
|
|
|
!(env->hflags & MIPS_HFLAG_DM)) {
|
2007-10-29 03:45:05 +08:00
|
|
|
env->hflags |= (env->CP0_Status >> CP0St_KSU) & MIPS_HFLAG_KSU;
|
2007-09-30 03:21:36 +08:00
|
|
|
}
|
2007-11-09 02:05:37 +08:00
|
|
|
#if defined(TARGET_MIPS64)
|
2007-10-29 03:45:05 +08:00
|
|
|
if (((env->hflags & MIPS_HFLAG_KSU) != MIPS_HFLAG_UM) ||
|
2007-09-27 07:52:06 +08:00
|
|
|
(env->CP0_Status & (1 << CP0St_PX)) ||
|
|
|
|
(env->CP0_Status & (1 << CP0St_UX)))
|
|
|
|
env->hflags |= MIPS_HFLAG_64;
|
|
|
|
#endif
|
2007-09-30 03:21:36 +08:00
|
|
|
if ((env->CP0_Status & (1 << CP0St_CU0)) ||
|
2007-10-29 03:45:05 +08:00
|
|
|
!(env->hflags & MIPS_HFLAG_KSU))
|
2007-09-27 07:52:06 +08:00
|
|
|
env->hflags |= MIPS_HFLAG_CP0;
|
|
|
|
if (env->CP0_Status & (1 << CP0St_CU1))
|
|
|
|
env->hflags |= MIPS_HFLAG_FPU;
|
|
|
|
if (env->CP0_Status & (1 << CP0St_FR))
|
|
|
|
env->hflags |= MIPS_HFLAG_F64;
|
2007-12-30 23:36:58 +08:00
|
|
|
if (env->insn_flags & ISA_MIPS32R2) {
|
2008-01-09 20:03:22 +08:00
|
|
|
if (env->fpu->fcr0 & (1 << FCR0_F64))
|
2007-12-30 23:36:58 +08:00
|
|
|
env->hflags |= MIPS_HFLAG_COP1X;
|
|
|
|
} else if (env->insn_flags & ISA_MIPS32) {
|
|
|
|
if (env->hflags & MIPS_HFLAG_64)
|
|
|
|
env->hflags |= MIPS_HFLAG_COP1X;
|
|
|
|
} else if (env->insn_flags & ISA_MIPS4) {
|
|
|
|
/* All supported MIPS IV CPUs use the XX (CU3) to enable
|
|
|
|
and disable the MIPS IV extensions to the MIPS III ISA.
|
|
|
|
Some other MIPS IV CPUs ignore the bit, so the check here
|
|
|
|
would be too restrictive for them. */
|
|
|
|
if (env->CP0_Status & (1 << CP0St_CU3))
|
|
|
|
env->hflags |= MIPS_HFLAG_COP1X;
|
|
|
|
}
|
2007-09-27 07:52:06 +08:00
|
|
|
}
|
|
|
|
|
2005-07-02 22:58:51 +08:00
|
|
|
#endif /* !defined(__QEMU_MIPS_EXEC_H__) */
|